Low Skew, 1-to-4 Differential-to-LVHSTL Fanout Buffer

DATA SHEET

GENERAL DESCRIPTION


The 8523I-03 is a low skew, high performance 1-to-4 Differential-to-LVHSTL fanout buffer. The 8523I-03 has two selectable clock inputs. The input pairs can accept most standard differential input levels. The clock enable is internally synchronized toeliminate runt pulses on the outputs during asynchronousassertion/deassertion of the clock enable pin.

Guaranteed output and part-to-part skew characteristics make the 8523I-03 ideal for those applications demanding well defined performance and repeatability.

FEATURES

- 4 differential LVHSTL compatible outputs
- Selectable differential CLK0, nCLK0 and CLK1, nCLK1 clock inputs
- Clock input pairs can accept the following differential input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL
- Maximum output frequency: 650MHz
- Translates any single-ended input signal to LVHSTL levels with resistor bias on nCLK input
- Output skew: 50ps (maximum)
- Part-to-part skew: 400ps (maximum)
- Propagation delay: 1.2ns (typical)
- V_{OH} = 1V (maximum)
- 3.3V core, 1.8V output operating supply
- Lead-Free package available
- -40°C to 85°C ambient operating temperature

BLOCK DIAGRAM



PIN ASSIGNMENT

GND	1	20	Q0
CLK_EN	2	19	nQ0
CLK_SEL 🗖	3	18	Vddo
CLK0	4	17	Q1
nCLK0	5	16	nQ1
CLK1	6	15	Q2
nCLK1	7	14	nQ2
nc 🗖	8	13	Vddo
nc	9	12	Q3
Vdd	10	11	nQ3

8523I-03 20-Lead TSSOP 6.5mm x 4.4mm x 0.92mm body package G Package Top View

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	ре	Description
1	GND	Power		Power supply ground.
2	CLK_EN	Input	Pullup	Synchronizing clock enable. When HIGH, clock outputs follow clock input. When LOW, Q outputs are forced low, nQ outputs are forced high. LVCMOS / LVTTL interface levels.
3	CLK_SEL	Input	Pulldown	Clock select input. When HIGH, selects differential CLK1, nCLK1 inputs. When LOW, selects CLK0, nCLK0 inputs. LVCMOS / LVTTL interface levels.
4	CLK0	Input	Pulldown	Non-inverting differential clock input.
5	nCLK0	Input	Pullup	Inverting differential clock input.
6	CLK1	Input	Pulldown	Non-inverting differential clock input.
7	nCLK1	Input	Pullup	Inverting differential clock input.
8, 9	nc	Unused		No connect.
10	V _{DD}	Power		Core supply pin.
11, 12	nQ3, Q3	Output		Differential output pair. LVHSTL interface levels.
13, 18	V _{DDO}	Power		Output supply pins.
14, 15	nQ2, Q2	Output		Differential output pair. LVHSTL interface levels.
16, 17	nQ1, Q1	Output		Differential output pair. LVHSTL interface levels.
19, 20	nQ0, Q0	Output		Differential output pair. LVHSTL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance				4	pF
R _{PULLUP}	Input Pullup Resistor			51		KΩ
R _{pulldown}	Input Pulldown Resistor			51		KΩ

TABLE 3A. CONTROL INPUT FUNCTION TABLE

Inputs			Outputs		
CLK_EN	CLK_SEL	Selected Source	Q0:Q3	nQ0:nQ3	
0	0	CLK0, nCLK0	Disabled; LOW	Disabled; HIGH	
0	1	CLK1, nCLK1	Disabled; LOW	Disabled; HIGH	
1	0	CLK0, nCLK0	Enabled	Enabled	
1	1	CLK1, nCLK1	Enabled	Enabled	

After CLK_EN switches, the clock outputs are disabled or enabled following a rising and falling input clock edge as shown in Figure 1.

In the active mode, the state of the outputs are a function of the CLK0 , nCLK0 and CLK1, nCLK1 inputs as described in Table 3B.




FIGURE 1. CLK_EN TIMING DIAGRAM

TABLE 3B. CLOCK INPUT FUNC	CTION TABLE
----------------------------	-------------

In	puts	Out	puts	Input to Output Mode	Polarity
CLK0 or CLK1	nCLK0 or nCLK1	Q0:Q3	nQ0:nQ3		Polarity
0	0	LOW	HIGH	Differential to Differential	Non Inverting
1	1	HIGH	LOW	Differential to Differential	Non Inverting
0	Biased; NOTE 1	LOW	HIGH	Single Ended to Differential	Non Inverting
1	Biased; NOTE 1	HIGH	LOW	Single Ended to Differential	Non Inverting
Biased; NOTE 1	0	HIGH	LOW	Single Ended to Differential	Inverting
Biased; NOTE 1	1	LOW	HIGH	Single Ended to Differential	Inverting

NOTE 1: Please refer to the Application Information section, "Wiring the Differential Input to Accept Single Ended Levels".

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V _{cc}	4.6V
Inputs, V _I	-0.5V to V_{cc} + 0.5V
Outputs, I _o Continuous Current Surge Current	50mA 100mA
Package Thermal Impedance, $\theta_{_{J\!A}}$	73.2°C/W (0 lfpm)
Storage Temperature, T_{STG}	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, V_{dd} = 3.3V±5%, V_{ddo} = 1.8V±0.2V, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Core Supply Voltage		3.135	3.3	3.465	V
V _{DDO}	Output Power Supply Voltage		1.6	1.8	2.0	V
I _{DD}	Power Supply Current				55	mA

TABLE 4B. LVCMOS / LVTTL DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 1.8V \pm 0.2V$, Ta = -40°C to 85°C to 85°

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage	CLK_EN, CLK_SEL		2		V _{DD} + 0.3	V
V _{IL}	Input Low Voltage	CLK_EN, CLK_SEL		-0.3		0.8	V
	Input High Current	CLK_EN	$V_{DD} = V_{IN} = 3.465V$			5	μA
'н		CLK_SEL	$V_{DD} = V_{IN} = 3.465V$			150	μA
	Input Low Current	CLK_EN	V _{DD} = 3.465V, V _{IN} = 0V	-150			μA
IL.		CLK_SEL	$V_{_{DD}} = 3.465$ V, $V_{_{IN}} = 0$ V	-5			μA

Table 4C. Differential DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 1.8V \pm 0.2V$, Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input High Current –	nCLK0, nCLK1	$V_{DD} = V_{IN} = 3.465V$			5	μA
Чн		CLK0, CLK1	$V_{DD} = V_{IN} = 3.465V$			150	μA
		nCLK0, nCLK1	V _{DD} = 3.465V, V _{IN} = 0V	-150			μA
Input Low Current	Input Low Current	CLK0, CLK1	V _{DD} = 3.465V, V _{IN} = 0V	-5			μA
V _{pp}	Peak-to-Peak Input Voltage			0.15		1.3	V
V _{cmr}	Common Mode Input Voltage; NOTE 1, 2			0.5		V _{DD} - 0.85	V

NOTE 1: For single ended applications the maximum input voltage for CLK0, nCLK0 and CLK1, nCLK1 is V_{DD} + 0.3V.

NOTE 2: Common mode voltage is defined as $V_{_{\rm I\!H}}$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Voltage; NOTE 1		0.7		1.0	V
V _{OL}	Output Low Voltage; NOTE 1		0		0.4	V
V _{SWING}	Peak-to-Peak Output Voltage Swing		0.4		1.0	V

TABLE 4D. LVHSTL DC CHARACTERISTICS, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 1.8V \pm 0.2V$, TA = -40°C to 85°C

NOTE 1: Outputs terminated with 50Ω to ground.

TABLE 5. AC CHARACTERISTICS, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 1.8V \pm 0.2V$, TA = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Maximum Output Frequency				650	MHz
t _{PD}	Propagation Delay; NOTE 1	$f \le 650 \text{MHz}$	0.9	1.2	1.5	ns
tsk(o)	Output Skew; NOTE 2, 4				50	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4				400	ps
t _R /t _F	Output Rise/Fall Time	20% to 80%	150		500	ps
odc		<i>f</i> > 200MHz	45	50	55	%
ouc	Output Duty Cycle	<i>f</i> ≤ 200MHz	48		52	%

All parameters measured at 500MHz unless noted otherwise.


The cycle to cycle jitter on the input will equal the jitter on the output. The part does not add jitter.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at output differential cross points.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.




PARAMETER MEASUREMENT INFORMATION

APPLICATION INFORMATION

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 2 shows how the differential input can be wired to accept single ended levels. The reference voltage V_REF = $V_{DD}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and V_{DD} = 3.3V, V_REF should be 1.25V and R2/R1 = 0.609.




DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both V_{SWING} and V_{OH} must meet the V_{PP} and V_{CMR} input requirements. Figures 3A to 3E show interface examples for the CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are

1.8V Zo = 50 Ohm Zo = 50 Ohm LVHSTL IIS HiPerClockS LVHSTL Driver TCS LVHSTL Driver TCS LVHSTL Driver





R3 50

examples only. Please consult with the vendor of the driver

component to confirm the driver termination requirements. For

example in Figure 4A, the input termination applies for LVH-






FIGURE 3C. CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 3E. CLK/NCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER WITH AC COUPLE




FIGURE 3D. CLK/nCLK INPUT DRIVEN BY 3.3V LVDS DRIVER

SCHEMATIC EXAMPLE

This application note provides general design guide using 8523I-03 LVHSTL buffer. Figure 3 shows a schematic example of the 8523I-03 LVHSTL Clock buffer. In this example, the input

is driven by an LVHSTL driver. CLK_EN is set at logic low to select CLK0/nCLK0 input.




FIGURE 4. EXAMPLE 8523I-03 LVHSTL CLOCK OUTPUT BUFFER SCHEMATIC

Power Considerations

This section provides information on power dissipation and junction temperature for the 8523I-03. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the 8523I-03 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{DD} = 3.3V + 5\% = 3.465V$, which gives worst case results. **NOTE:** Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{DD MAX} * I_{DD MAX} = 3.465V * 55mA = **190mW**
- Power (outputs)_{MAX} = 32.8mW/Loaded Output pair
 If all outputs are loaded, the total power is 4 * 32.8mW = 131mW

Total Power MAX (3.465V, with all outputs switching) = 190mW + 131mW = 321mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for the devices is 125°C.

The equation for Tj is as follows: Tj = $\theta_{JA} * Pd_{total} + T_A$

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 66.6°C/W per Table 6 below. Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}C + 0.321W * 66.6^{\circ}C/W = 106.4^{\circ}C$. This is well below the limit of $125^{\circ}C$.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).


TABLE 6. THERMAL RESISTANCE θ_{JA} FOR 20-PIN TSSOP, FORCED CONVECTION

θJA by Velocity (Linear Feet per Minute)			
	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	114.5°C/W	98.0°C/W	88.0°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	73.2°C/W	66.6°C/W	63.5°C/W

3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVHSTL output driver circuit and termination are shown in Figure 5.



To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load.

Pd_H is power dissipation when the output drives high. Pd_L is the power dissipation when the output drives low.

 $Pd_H = (V_{_{OH_MAX}}/R_{_L}) * (V_{_{DDO_MAX}} - V_{_{OH_MAX}})$

 $Pd_L = (V_{OL_MAX}/R_L) * (V_{DDO_MAX} - V_{OL_MAX})$

Total Power Dissipation per output pair = Pd_H + Pd_L = 32.8mW


RELIABILITY INFORMATION

Table 7. $\boldsymbol{\theta}_{JA} \text{vs.}$ Air Flow Table for 20 Lead TSSOP

θJA by Velocity (Linear Feet per Minute)			
Single-Layer PCB, JEDEC Standard Test Boards	0 114.5°C/W	200 98.0°C/W	500 88.0°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	73.2°C/W	66.6°C/W	63.5°C/W

TRANSISTOR COUNT

The transistor count for 8523I-03 is: 472



PACKAGE OUTLINE - G SUFFIX FOR 20 LEAD TSSOP

TABLE 8. PACKAGE	DIMENSIONS
------------------	------------

CVMDO	Millimeters		
SYMBOL	Minimum	Maximum	
Ν	20		
А		1.20	
A1	0.05	0.15	
A2	0.80	1.05	
b	0.19	0.30	
С	0.09	0.20	
D	6.40	6.60	
E	6.40 BASIC		
E1	4.30	4.50	
е	0.65 BASIC		
L	0.45	0.75	
α	0°	8°	
aaa		0.10	

Reference Document: JEDEC Publication 95, MS-153

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8523AGI-03LN	ICS8523AI03L	20 lead "Lead-Free" TSSOP	tube	-40°C to 85°C
8523AGI-03LNT	ICS8523AI03L	20 lead "Lead-Free" TSSOP	Tape and Reel	-40°C to 85°C

REVISION HISTORY SHEET				
Rev	Table	Page	Description of Change	Date
A	Т9	1 8 14	Features section - added Lead-Free bullet. Updated Differential Clock Input Interface section and deleted LVPECL Clock Input Interface section. Added Lead-Free marking to Ordering Information table.	9/13/04
А	Т9	14	Ordering Information Table - corrected Lead-Free Part Number from "LF" to "LN".	10/5/04
A	Т9	14 16	Updated datasheet's header/footer with IDT from ICS. Removed ICS prefix from Part/Order Number column. Added Contact Page.	8/12/10
А	Т9	14	Ordering Information - removed leaded devices. Updated data sheet format.	11/9/15



Corporate Headquarters 6024 Silver Creek Valley Road San Jose, California 95138

Sales 800-345-7015 or +408-284-8200 Fax: 408-284-2775

www.IDT.com

Technical Support email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners. **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <u>www.renesas.com/contact/</u>