









**BQ25886** 

SLUSD88A - MARCH 2019 - REVISED JUNE 2019

# BQ25886 Standalone 2-Cell, 2-A Boost-Mode Battery Charger With PowerPath, USB BC1.2 **Detection, and USB On-The-Go Boost (OTG)**

## **Features**

- High-efficiency 2-A, 1.5-MHz switch mode boost
  - 93.4% Charge efficiency at 5-V adapter, 7.6-V battery, 1-A charge
  - Optimized for USB input and 2-cell Li-lon battery
- Single input to support USB input adapters
  - Supports 4.3-V to 6.2-V input voltage range with 20-V absolute maximum input voltage
  - Input current limit (500 mA to 3.3 A) to support USB2.0, USB3.0 standard adapters
  - Integrated USB D+/D- auto-detect USB SDP. CDP, DCP, and non-standard adapters
- Standalone function with PowerPath management
  - Highest battery discharge efficiency with 17mΩ battery discharge MOSFET
  - Narrow VDC (NVDC) PowerPath management
    - Instant-on works with no battery or deeply discharged battery
    - Ideal diode operation in battery supplement mode
  - Adjustable charge voltage with VSET pin supports 8.2 V, 8.4 V, 8.7 V, and 8.8 V
  - Adjustable charge current with ICHGSET pin supports 100 to 2200 mA
  - Adjustable input current limit with ILIM pin
- Input current optimizer (ICO) to maximize input power without overloading adapters
- High integration includes all MOSFETs, current sensing and loop compensation
- High accuracy
  - ±0.5% Charge voltage regulation
  - ±5% Charge current regulation
  - ±7.5% Input current regulation
- Safety
  - Battery temperature sensing in charge
  - Thermal regulation and thermal shutdown

# 2 Applications

- Wireless speaker
- Smart Speaker
- **EPOS Printer**
- Portable POS
- IP network camera

# Description


The BQ25886 is a highly-integrated 2-A boost switchmode battery charge management and system PowerPath management which enables instant power on and provides accurate termination control device for 2-cell (2s) Li-lon and Li-polymer battery. The BQ25886 is a standalone solution with PowerPath and OTG.

#### Device Information<sup>(1)</sup>

| PART NUMBER | PACKAGE   | BODY SIZE (NOM)   |
|-------------|-----------|-------------------|
| BQ25886     | VQFN (24) | 4.00 mm x 4.00 mm |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Simplified Schematic





# **Table of Contents**

| 1 | Features 1  |    | 8.4 Device Functional Modes                         | 24  |
|---|---|----|---|-----|
| 2 | Applications 1  | 9  | Application and Implementation                      | 2!  |
| 3 | Description 1   |    | 9.1 Application Information                         | 2!  |
| 4 | Revision History2                                       |    | 9.2 Typical Application                             | 2!  |
| 5 | Device Comparison Table3                                | 10 | Power Supply Recommendations                        | 3   |
| 6 | Pin Configuration and Functions 4                       | 11 | Layout  | 3   |
| 7 | Specifications6   |    | 11.1 Layout Guidelines                              | 3   |
| • | 7.1 Absolute Maximum Ratings 6                          |    | 11.2 Layout Example                                 | 32  |
|   | 7.2 ESD Ratings   | 12 | Device and Documentation Support                    | 30  |
|   | 7.3 Recommended Operating Conditions                    |    | 12.1 Device Support                                 | 30  |
|   | 7.4 Thermal Information                                 |    | 12.2 Documentation Support                          | 33  |
|   | 7.5 Electrical Characteristics                          |    | 12.3 Receiving Notification of Documentation Update | s 3 |
|   | 7.6 Timing Requirements                                 |    | 12.4 Community Resources                            | 30  |
|   | 7.7 Typical Characteristics                             |    | 12.5 Trademarks                                     | 30  |
| 8 | Detailed Description                                    |    | 12.6 Electrostatic Discharge Caution                | 33  |
|   | 8.1 Overview  |    | 12.7 Glossary                                       | 30  |
|   | 8.2 Functional Block Diagram138.3 Feature Description14 | 13 | Mechanical, Packaging, and Orderable Information    | 34  |

# 4 Revision History

| Changes from Original (March 2019) to Revision A |   |  |   |
|--|---|--|---|
| •  | Changed from Advance Information to Production Data |  | 1 |



# 5 Device Comparison Table


**Table 1. Device Comparison** 

| PART NUMBER          | BQ25882         | BQ25883      | BQ25886      | BQ25887      |
|----------------------|-----------------|--------------|--------------|--------------|
| VBUS Operating Range | 3.9 to 6.2 V    | 3.9 to 6.2 V | 4.3 to 6.2 V | 3.9 to 6.2 V |
| USB Detection        | D+/D-           | D+/D-        | D+/D-        | PSEL         |
| PowerPath            | Yes             | Yes          | Yes          | No           |
| Cell Balancing       | No              | No           | No           | Yes          |
| OTG                  | Up to 2 A       | Up to 2 A    | Up to 2 A    | No OTG       |
| 16 bit ADC           | Yes             | Yes          | No           | Yes          |
| Control Interface    | I2C             | I2C          | Standalone   | I2C          |
| Status Pin           | /PG             | STAT, /PG    | STAT, /PG    | STAT, /PG    |
| Package              | 2.1x2.1 WCSP-25 | 4x4 QFN-24   | 4x4 QFN-24   | 4x4 QFN-24   |



# 6 Pin Configuration and Functions

#### RGE Package (Standalone) 24-Pin VQFN Top View



#### **Pin Functions**

| PII  | PIN I/O |     | DECORIDATION   |
|------|---------|-----|--|
| NAME | NO.     | 1/0 | DESCRIPTION  |
| D+   | 24      | AIO | <b>Positive USB data line</b> – D+/D– based USB host/charging port detection. The detection includes data contact detection (DCD) and secondary detection in BC1.2.  |
| D-   | 1       | AIO | <b>Negative USB data line</b> – D+/D– based USB host/charging port detection. The detection includes data contact detection (DCD) and secondary detection in BC1.2.  |
| STAT | 2       | DO  | Open drain charge status indicator – Connect to the pull-up rail via $10\text{-}k\Omega$ resistor. LOW indicates charge in progress. HIGH indicates charge complete or charge disabled. When any fault occurs, the STAT pin blinks at 1Hz.   |
| CE   | 3       | DI  | <b>Active Low Charge Enable Pin</b> – Battery charging is enabled when $\overline{\text{CE}}$ pin is LOW. $\overline{\text{CE}}$ pin is internally pulled low with 900k- $\Omega$ resistor.  |
| OTG  | 5       | DI  | OTG – USB On-The-Go Enable input. Pull high to enable OTG function. Pull low to disable OTG function.  |
| VSET | 6       | AI  | Battery Charge Voltage Limit – VSET pin sets battery charge voltage. Program battery regulation voltage with a resistor pull-down from VSET to GND as follows: $\begin{aligned} R_{VSET} < & 18k\Omega \text{ (short to GND)} = 8.2 \text{ V} \\ R_{VSET} = & 39k\Omega \text{ ($\pm 10\%$)} = 8.8 \text{ V} \\ R_{VSET} = & 75k\Omega \text{ ($\pm 10\%$)} = 8.7 \text{ V} \\ R_{VSET} > & 150k\Omega \text{ (floating)} = 8.4 \text{ V} \end{aligned}$   |
| TS   | 7       | AI  | <b>Temperature Qualification Voltage</b> – Connect a negative temperature coefficient thermistor. Program temperature window with a resistor divider from REGN to TS to GND. Charge suspends when TS pin is out of range. Recommend 103AT-2 thermistor.  |
| ILIM | 8       | AI  | Input Current Limit (IINDPM) – ILIM pin sets the maximum input current and can be used to monitor input current. IINDPM loop regulates ILIM pin voltage at 0.8V. When ILIM pin is less than 0.8V, the input current can be calculated by IIN = KILIM x VILIM / (RILIM x 0.8V). A resistor connected from ILIM pin to ground sets the input current limit as maximum (IINMAX = KILIM / RILIM). When ILIM pin is short to GND, the input current limit is set to maximum by ILIM. Input current limit less than 500mA is not supported on ILIM pin. Do not float this pin. |



# Pin Functions (continued)

| PI      | PIN I/O   |     | DECORIDEION   |
|---------|-----------|-----|---|
| NAME    | NO.       | 1/0 | DESCRIPTION   |
| PG      | 9         | DO  | Open drain active low power good indicator – Connect to the pull up rail via $10$ -kΩ resistor. LOW indicates a good input source if the input voltage is within VVBUS_OP (3.9 V), and can provide more than IPOORSRC (30 mA).  |
| ICHGSET | 10        | AI  | Charge Current Limit – A resistor from ICHGSET to GND is used to program the charge current. The acceptable programming range on ICHGSET pin is $30\text{mA}~(114\Omega)-2.2A~(8k\Omega)$ . Pre-charge and termination current is $1/10$ of the fast charge current. The minimum pre-charge current is clamped at $30\text{mA}~(typ)$ . Minimum termination current is clamped at $10\text{mA}~(typ)$ . ICHGSET short to GND clamps charge current to minimum setting $30\text{mA}~(typ)$ . Floating ICHGSET disables charge. |
| REGN    | 11        | Р   | <b>Gate Drive Supply</b> – Bias supply for internal MOSFETs driver and IC. Bypass REGN to GND with a 4.7-μF ceramic capacitor. REGN current limit is 50 mA.   |
| BTST    | 12        | Р   | <b>PWM High-side Driver Supply</b> – Internally, BTST is connected to the cathode of the boot-strap diode. Connect a 47nF bootstrap capacitor from SW to BTST.  |
| BAT     | 13, 14    | Р   | <b>Battery Power Connection</b> – Connect minimum recommended 10-μF capacitance after derating closely to the BAT pin and GND.  |
| SYS     | 15, 16    | Р   | System Connection – The internal BATFET is connected between SYS and BAT. When the battery falls below the minimum system voltage, the switch-mode converter keeps SYS above the minimum system voltage. Connect a 2x22-μF capacitance after derating closely to the SYS pin and PGND.  |
| SW      | 17, 18    | Р   | Inductor Connection – Connect to the switched side of the external inductor.  |
| GND     | 19, 20, 4 | _   | Ground Return   |
| PMID    | 21, 22    | Р   | <b>Blocking MOSFET Connection</b> – The minimum recommended total input low-ESR capacitance on VBUS and PMID, after applied derating, is 10 uF. At least 1-uF is recommended at VBUS with the remainder at PMID. Typical value for PMID is 10 uF.   |
| VBUS    | 23        | Р   | Input Supply – VBUS is connected to the external DC supply. Bypass VBUS to GND with at least 1- $\mu$ F ceramic capacitor, placed as close to the IC as possible.   |
| NC      | 1         | _   | No Connect – Leave these pins floating or tie to ground.  |



# 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

|  |                                    | MIN                 | MAX | UNIT |
|--|------------------------------------|---------------------|-----|------|
|  | VBUS (converter not switching)     | -0.3                | 20  | V    |
|  | PMID (converter not switching)     | -0.3                | 8.5 | V    |
|  | BAT, SYS (converter not switching) | -0.3                | 12  | V    |
|  | SW                                 | -0.3 <sup>(2)</sup> | 13  | V    |
| Voltage Range (with respect to GND unless otherwise specified) | BTST                               | -0.3                | 19  | V    |
| specified)   | REGN, STAT, /PG, TS                | -0.3                | 6   | V    |
|  | ILIM                               | -0.3                | 5   | V    |
|  | BTST to SW                         | -0.3                | 6   | V    |
|  | D+, D-, ICHGSET, VSET, /CE         | -0.3                | 6   | V    |
| Output Sink Current  | STAT, /PG                          |                     | 6   | mA   |
| Junction Temperature, T <sub>J</sub>                           |                                    | -40                 | 150 | °C   |
| Storage temperature, T <sub>stg</sub>                          |                                    | -40                 | 150 | °C   |

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Theseare stress ratings only, which do not imply functional operation of the device at these or anyother conditions beyond those indicated under Recommended OperatingConditions. Exposure to absolute-maximum-rated conditions for extended periods mayaffect device reliability.

# 7.2 ESD Ratings

|                            |                         |   | VALUE | UNIT |
|----------------------------|-------------------------|---|-------|------|
| V                          | Floatroatatic discharge | Human body model (HBM), per<br>ANSI/ESDA/JEDEC JS-001 (1)           | ±2000 | V    |
| V <sub>(ESD)</sub> Electro | Electrostatic discharge | Charged device model (CDM), per JEDEC specification JESD22-C101 (2) | ±250  | V    |

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

|                      |   | MIN | NOM MAX            | UNIT |
|----------------------|---|-----|--------------------|------|
| $V_{VBUS}$           | Input Voltage                                 | 4.3 | 6.2                | V    |
| I <sub>VBUS</sub>    | Average input current (VBUS)                  |     | 3.3                | Α    |
| I <sub>BAT</sub>     | Average charge current (IBAT)                 |     | 2.2                | Α    |
| I <sub>BAT_RMS</sub> | RMS discharging current with internal MOSFET  |     | 5                  | Α    |
| I <sub>BAT_PK</sub>  | Peak discharging current with internal MOSFET |     | 9 (up to<br>1us)   | Α    |
| $V_{BAT}$            | Battery Voltage                               |     | 9.2 <sup>(1)</sup> | V    |
| $T_A$                | Operating free-air temperature range          | -40 | 85                 | °C   |

(1) The inherent switching noise voltage spikes should not exceed the absolute maximum rating on SW pin. A tight layout minimizes switching noise.

<sup>(2) -2</sup>V for 50ns

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 7.4 Thermal Information

over operating free-air temperature range (unless otherwise noted)

|                        |  | BQ25886    |      |
|------------------------|--|------------|------|
|                        | THERMAL METRIC <sup>(1)</sup>                                | RGE (VQFN) | UNIT |
|                        |  | 24-PIN     |      |
| $R_{\Theta JA}$        | Junction-to-ambient thermal resistance (EVM <sup>(2)</sup> ) | 18         | °C/W |
| $R_{\Theta JA}$        | Junction-to-ambient thermal resistance (JEDEC (1))           | 32.4       | °C/W |
| $R_{\Theta JC(top)}$   | Junction-to-case (top) thermal resistance                    | 26.7       | °C/W |
| $R_{\Theta JB}$        | Junction-to-board thermal resistance                         | 10.7       | °C/W |
| $\Psi_{\text{JT}}$     | Junction-to-top characterization parameter                   | 0.4        | °C/W |
| $\Psi_{JB}$            | Junction-to-board characterization parameter                 | 10.6       | °C/W |
| R <sub>⊕ JC(bot)</sub> | Junction-to-case (bottom) thermal resistance                 | 3.7        | °C/W |

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

#### 7.5 Electrical Characteristics

 $V_{VBUS\_UVLO\_RISING}$ <  $V_{VBUS\_OV}$ ,  $T_J$  = -40°C to+125°C, and  $T_J$  = 25°C for typical values (unless otherwise noted)

|                               | PARAMETER                            | TEST CONDITIONS   | MIN   | TYP | MAX   | UNIT |
|-------------------------------|--------------------------------------|---|-------|-----|-------|------|
| QUIESCENT CURF                | RENTS                                |   |       |     |       | •    |
| 1                             | Dettern discharge ouwent (DAT)       | VBAT = 9 V, No VBUS, SCL, SDA = 0 V or 1.8 V, T <sub>J</sub> =25C, ADC Disabled   |       | 12  | 14    | μΑ   |
| I <sub>BAT</sub>              | Battery discharge current (BAT)      | $\label{eq:VBAT} \begin{array}{l} \text{VBAT} = 9 \text{ V, No VBUS, SCL, SDA} = 0 \text{ V} \\ \text{or 1.8 V, T}_{\text{J}} < 85\text{C, ADC Disabled} \end{array}$ |       | 12  | 20    | μΑ   |
| ı                             | Input supply current (VBUS) in HIZ   | VBUS = 5 V, High-Z Mode, no battery, 25°C   |       | 30  | 48    | μΑ   |
| I <sub>VBUS_HIZ</sub>         | input supply current (VBOS) in this  | VBUS = 5 V, High-Z Mode, no battery, <85°C  |       | 30  | 55.2  | μΑ   |
| ı                             | Input supply current (VBUS)          | VBUS = 5 V, $V_{BAT}$ = 7.6 V, converter not switching  |       | 1.5 | 3     | mA   |
| I <sub>VBUS</sub>             | input supply current (VBOS)          | VBUS = 5 V, $V_{BAT}$ = 7.6 V, converter switching, $I_{SYS}$ = 0A  |       | 3   |       | mA   |
| VBUS/VBAT POW                 | ER UP                                |   |       |     |       |      |
| V <sub>VBUS_OP</sub>          | VBUS operating range                 |   | 4.3   |     | 6.2   | V    |
| V <sub>VBUS_UVLO_RISING</sub> | VBUS rising, no battery              | VBUS rising   |       | 3.3 | 3.68  | V    |
| V                             | VBUS over-voltage rising threshold   | VBUS rising   | 6.2   |     | 6.6   | V    |
| V <sub>VBUS_OV</sub>          | VBUS over-voltage falling threshold  | VBUS falling  | 5.9   |     | 6.4   | V    |
| V <sub>POORSRC_FALLING</sub>  | Bad adapter detection threshold      | VBUS falling below V <sub>POORSRC_FALLING</sub>   |       | 3.7 |       | V    |
| I <sub>POORSRC</sub>          | Bad adapter detection current source |   |       | 15  |       | mA   |
| POWER-PATH                    |                                      |   |       |     |       |      |
| V                             | Tunical Custom Devulation Valteur    | ISYS = 0A, VBAT = 8.80 V > SYS_MIN,<br>Charge Disabled  |       | 100 |       | mV   |
| $V_{SYS}$                     | Typical System Regulation Voltage    | ISYS = 0A, VBAT < SYS_MIN, Charge Disabled  |       | 200 |       | mV   |
| V <sub>SYS_MIN</sub>          | System Regulation Voltage            | VBAT < SYS_MIN, Charge Disabled   | 6.2   | 6.4 |       | V    |
| BATTERY CHARG                 | ER                                   |   |       |     |       |      |
| V <sub>REG_ACC</sub>          | Charge voltage                       | RVSET < 18 k $\Omega$ , VREG = 8.20 V, T $_{J}$ = -40°C - 85°C  | 8.159 | 8.2 | 8.241 | ٧    |
| V <sub>REG_ACC</sub>          | Charge voltage                       | RVSET = 39 k $\Omega$ (±10%), VREG = 8.80 V, T <sub>J</sub> = -40°C - 85°C  | 8.756 | 8.8 | 8.844 | ٧    |
| V <sub>REG_ACC</sub>          | Charge voltage                       | RVSET = 75 k $\Omega$ (±10%), VREG = 8.70 V, T $_{J}$ = -40°C - 85°C  | 8.656 | 8.7 | 8.744 | V    |
| V <sub>REG_ACC</sub>          | Charge voltage                       | RSET > $150k\Omega$ , VREG = $8.40$ V, T <sub>J</sub> = $-40^{\circ}$ C to $85^{\circ}$ C   | 8.358 | 8.4 | 8.442 | ٧    |

<sup>(2)</sup> Measured on 35µm thick copper, 4-layer board



# **Electrical Characteristics (continued)**

 $V_{VBUS~UVLO~RISING}$ <  $V_{VBUS~OV}$ ,  $T_J$  = -40°C to+125°C, and  $T_J$  = 25°C for typical values (unless otherwise noted)

|   | PARAMETER   | TEST CONDITIONS  | MIN   | TYP  | MAX  | UNIT     |
|---|---|--|-------|------|--|----------|
| K <sub>ICHGSET</sub>                    | Charge current regulation setting ratio   | ICHG = R <sub>ICHGSET</sub> /K <sub>ICHGSET</sub> . ICHG = 1000 mA |       | 3810 |  | Ω/Α      |
| I <sub>CHG_RANGE</sub>                  | Charge current regulation range   |  | 30    |      | 2200   | mA       |
| I <sub>CHG_ACC</sub>                    | Fast Charge current regulation accuracy   | ICHG = 1000 mA, VBAT = 6.2 V or 7.6 V, $T_J$ = 0°C to 85°C         | -7.5  |      | 7.5  | %        |
| I <sub>CHG_ACC</sub>                    | Fast Charge current regulation accuracy   | ICHG = 500mA, VBAT = 6.2 V or 7.6 V, $T_J$ = 0°C to 85°C           | -15   |      | 15   | %        |
| I <sub>CHG_ACC</sub>                    | Fast Charge current regulation accuracy   | ICHG = 250 mA, VBAT = 6.2 V or 7.6 V, $T_J = 0$ °C to 85°C         | -25   |      | 25   | %        |
| I <sub>PRECHG_RANGE</sub>               | Precharge current range   |  | 30    |      | 800  | mA       |
| ı                                       | Procharge ourrent acquirect   | VBAT = 5.2 V, IPRECHG = 200 mA, $T_J$ = 25°C                       | 170   |      | 237  | mA       |
| IPRECHG_ACC                             | Precharge current accuracy  | VBAT = 5.2 V, IPRECHG = 200 mA, $T_J$ = 0°C to 85°C                | 150   |      | 245  | mA       |
| I <sub>TERM_RANGE</sub>                 | Termination current range   |  | 10    |      | 800  | mA       |
| I <sub>TERM_ACC</sub>                   |   | ICHG = 1.5A, ITERM = 150 mA, T <sub>J</sub> = 25°C                 | 143   |      | 159  | mA       |
| I <sub>TERM_ACC</sub>                   | Termination ourrent accuracy  | ICHG = 1.5A, ITERM = 150 mA, $T_J = 0$ °C to 85°C                  | 120   |      | 180  | mA       |
| I <sub>TERM_ACC</sub>                   | Termination current accuracy  | ICHG = 1.5A, ITERM = 50 mA, T <sub>J</sub> = 25°C                  | 42    |      | 60   | mA       |
| I <sub>TERM_ACC</sub>                   |   | ICHG = 1.5A, ITERM = 50 mA, $T_J$ = 0°C to 85°C                    | 18    |      | 75   | mA       |
| V <sub>BAT_SHORT_RISING</sub>           | Short Battery Voltage rising threshold to start pre-charging                              | VBAT rising  | 4.1   | 4.4  | 4.7  | ٧        |
| V <sub>BAT_SHORT_FALLIN</sub>           | Short Battery Voltage falling threshold to stop pre-charging                              | VBAT falling   | 3.7   | 4    | 4.3  | ٧        |
| I <sub>BAT_SHORT</sub>                  | Low Battery Voltage trickle charging current  | VBAT < 4.4 V   |       | 100  |  | mA       |
| V <sub>BAT_LOWV_RISING</sub>            | VBAT LOWV Rising threshold to start fast-charging   | VBAT rising, VBATLOWV = 6.0 V                                      | 5.7   | 6    | 6.3  | ٧        |
| V <sub>BAT_LOWV_FALLING</sub>           | VBAT LOWV Falling threshold to stop fast-charging   | VBAT falling, VBATLOWV = 6.0 V                                     | 5.3   | 5.6  | 5.9  | ٧        |
| V <sub>RECHG</sub>                      | Recharge threshold below V <sub>REG</sub>   | VBAT falling   |       | 200  |  | mV       |
| D (O0)                                  | High-side switching MOSFET on-  | $T_J = 25^{\circ}C$  |       | 32   | 35   | mΩ       |
| R <sub>ON_QHS</sub> (Q2)                | resistance between SW and SYS (Q2)  | $T_{J} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$      |       | 32   | 47   | mΩ       |
|   | Low-side switching MOSFET on-   | $T_J = 25^{\circ}C$  |       | 42   | 46   | mΩ       |
| R <sub>ON_QLS</sub> (Q3)                | resistance between SW and GND (Q3)  | $T_{J} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$      |       | 42   | 63   | mΩ       |
| R <sub>ON_QBAT</sub> (Q4)               | MOSFET on-resistance between SYS and BAT (Q4)   | $T_J = 25$ °C  |       | 18   | 19   | mΩ       |
| R <sub>ON_QBAT</sub> (Q4)               | MOSFET on-resistance between SYS and BAT (Q4)   | T <sub>J</sub> = - 40°C - 85°C                                     |       | 18   | 23   | mΩ       |
| I <sub>BAT_DISCHG</sub> INPUT VOLTAGE / | BAT Discharge current source  CURRENT REGULATION  | VBAT = 8V, EN_BAT_DISCHG = 1                                       | 8     | 11.5 | 16   | mA       |
| V <sub>INDPM</sub>                      | Input voltage regulation range  |  | 4.171 | 4.3  | 4.429  | ٧        |
| K <sub>ILIM</sub>                       | $I_{INMAX} = K_{ILIM}/R_{ILIM}$   | Input Current regulation by ILIM pin                               |       | 1110 |  | A x<br>Ω |
|   |   | Input Current regulation by ILIM pin = 0.5A                        | 457   | 505  | 553  | mA       |
| I <sub>INDPM</sub>                      | Input current regulation limit, I <sub>INMAX</sub> = K <sub>ILIM</sub> /R <sub>ILIM</sub> | Input Current regulation by ILIM pin = 0.9A                        | 839   | 909  | 980  | mA       |
|   | SILIW/ ULIM   | Input Current regulation by ILIM pin = 1.5A                        | 1413  | 1518 | 1624   | mA       |
| Row on (O1)                             | Blocking MOSFET on-resistance   | $T_J = 25^{\circ}C$  | -     | 33   | 4 4.3  100  6 6.3  5.6 5.9  200  32 35  32 47  42 46  42 63  18 19  18 23  11.5 16  4.3 4.429  1110  505 553  909 980  1518 1624 | mΩ       |
| R <sub>ON_QBLK</sub> (Q1)               | between VBUS and PMID (QBLK)  | $T_J = -40$ °C to 125°C  |       | 33   | 51   | mΩ       |

Submit Documentation Feedback

Copyright © 2019, Texas Instruments Incorporated



# **Electrical Characteristics (continued)**

 $V_{VBUS\_UVLO\_RISING} < V_{VBUS\_OV}, T_J = -40$ °C to+125°C, and  $T_J = 25$ °C for typical values (unless otherwise noted)

|                              | PARAMETER   | TEST CONDITIONS                                 | MIN    | TYP    | MAX    | UNIT |
|------------------------------|---|---|--------|--------|--------|------|
| D + /D- DETECTION            | DN  |   |        |        |        |      |
| V <sub>D+D- 600MVSRC</sub>   | D+/D- Voltage Source (600 mV)   |   | 500    | 600    | 700    | mV   |
| I <sub>D+_10UASRC</sub>      | D+ Current Source (10 μA)   |   | 7      | 10     | 14     | μΑ   |
| I <sub>D+D- 100UASNK</sub>   | D+/D- Current Sink (100 µA)   |   | 50     | 100    | 150    | μΑ   |
|                              | D+/D- Comparator Threshold for  |   |        |        |        |      |
| V <sub>D+D0P325</sub>        | Secondary Detection   |   | 250    |        | 400    | mV   |
| R <sub>D19K</sub>            | D- Resistor to Ground (19 kΩ)   |   | 14.25  |        | 24.8   | kΩ   |
| V <sub>D+_0P8</sub>          | D+ Comparator Threshold for Data<br>Contact Detection   |   |        |        | 800    | mV   |
| V <sub>D+D1P2</sub>          | D+/D- Threshold for Non-standard adapter  |   | 1.05   |        | 1.35   | V    |
| V <sub>D+D2P0</sub>          | D+/D- Comparator Threshold for Non-standard adapter   |   | 1.85   |        | 2.15   | V    |
| V <sub>D+D2P8</sub>          | D+/D- Threshold for Non-standard adapter  |   | 2.55   |        | 2.85   | ٧    |
| I <sub>D+D- LKG</sub>        | D+/D- Leakage Current   | HiZ   | -1     |        | 1      | μΑ   |
| BATTERY OVER-                | VOLTAGE PROTECTION  |   | •      |        |        |      |
| V <sub>BAT_OVP_RISING</sub>  | Battery over-voltage rising threshold   | VBAT rising, as percentage of VREG              | 102.5  | 104    | 105    | %    |
| V <sub>BAT_OVP_FALLING</sub> | Battery over-voltage falling threshold  | VBAT falling, as percentage of VREG             | 101    | 102    | 103.3  | %    |
|                              | LATION AND THERMAL SHUTDOWN   | 0. 1  |        |        |        |      |
| T <sub>REG</sub>             | Junction temperature regulation accuracy  | TREG = 120°C                                    |        | 120    |        | °C   |
| _                            | Thermal Shutdown Rising threshold   | Temperature Increasing                          |        | 150    |        | °C   |
| T <sub>SHUT_RISING</sub>     | Thermal Shutdown Falling threshold  | Temperature Decreasing                          |        | 120    |        | °C   |
| JEITA THERMIST               | OR COMPARATOR (BOOST MODE)  |   |        |        |        | -    |
| V <sub>T1</sub>              | TS pin voltage rising. T1 (0°C) threshold, Charge suspended below this temperature.               | As Percentage to REGN                           | 72.75  | 73.25  | 73.75  | %    |
| V <sub>T1_HYS</sub>          | TS pin voltage falling. Charge re-<br>enabled to ICHG/2 and VREG above<br>this temperature        | As Percentage to REGN                           |        | 1.3    |        | %    |
| V <sub>T2</sub>              | TS pin voltage rising. T2 (10°C) threshold, charge set to ICHG/2 and VREG below this temperature  | As Percentage to REGN                           | 67.75  | 68.25  | 68.75  | %    |
| V <sub>T2_HYS</sub>          | TS pin voltage falling. Charge set to ICHG and VREG above this temperature                        | As Percentage to REGN                           |        | 1.2    |        | %    |
| V <sub>T3</sub>              | TS pin voltage falling. T3 (45°C) threshold, charge set to ICHG and 8.1 V above this temperature. | As Percentage to REGN                           | 44.25  | 44.75  | 45.25  | %    |
| V <sub>T3_HYS</sub>          | TS pin voltage rising. Charge set to ICHG and VREG below this temperature                         | As Percentage to REGN                           |        | 1      |        | %    |
| V <sub>T5</sub>              | TS pin voltage falling. T5 (60°C) threshold, charge suspended above this temperature.             | As Percentage to REGN                           | 33.875 | 34.375 | 34.875 | %    |
| V <sub>T5_HYS</sub>          | TS pin voltage rising. Charge set to ICHG and 8.1 V below this temperature                        | As Percentage to REGN                           |        | 1.35   |        | %    |
| COLD/HOT THER                | MISTOR COMPARATOR (OTG BUCK I   | MODE)   |        |        |        |      |
| V <sub>BCOLD0</sub>          | Cold Temperature Threshold, TS pin<br>Voltage Rising Threshold                                    | As Percentage to REGN (Approx. – 10°C w/ 103AT) | 76.5   | 77     | 77.5   | %    |
| V <sub>BCOLD0_HYS</sub>      | Cold Temperature Threshold, TS pin<br>Voltage Falling Threshold                                   | As Percentage to REGN                           |        | 1      |        | %    |

Copyright © 2019, Texas Instruments Incorporated

Submit Documentation Feedback



# **Electrical Characteristics (continued)**

 $\underline{V_{VBUS\_UVLO\_RISING}} < V_{VBUS\_OV}, \ T_J = -40 ^{\circ} C \ to + 125 ^{\circ} C, \ and \ T_J = 25 ^{\circ} C \ for \ typical \ values \ (unless \ otherwise \ noted)$ 

|                          | PARAMETER   | TEST CONDITIONS                                    | MIN    | TYP    | MAX    | UNIT |
|--------------------------|---|--|--------|--------|--------|------|
| V <sub>BHOT1</sub>       | Hot Temperature Threshold, TS pin Voltage falling Threshold | As Percentage to REGN (Approx. 60°C w/ 103AT)      | 33.875 | 34.375 | 34.875 | %    |
| V <sub>BHOT1_HYS</sub>   | Hot Temperature Threshold, TS pin Voltage rising Threshold  | As Percentage to REGN                              |        | 3      |        | %    |
| BOOST MODE               | CONVERTER   |  |        |        |        |      |
| F <sub>SW</sub>          | PWM switching frequency                                     | Oscillator frequency                               | 1.35   | 1.5    | 1.65   | MHz  |
| OTG BUCK MO              | DE CONVERTER  |  |        |        |        |      |
| V <sub>OTG_ACC</sub>     | OTG Buck mode voltage regulation accuracy                   | IVBUS = 0A, OTG_VLIM = 5.1V                        | 4.947  | 5.1    | 5.253  | V    |
| V <sub>OTG_ACC</sub>     | OTG Buck mode voltage regulation accuracy                   | IVBUS = 0A, OTG_VLIM = 5.1 V                       | -3     |        | 3      | %    |
| I <sub>OTG_ACC</sub>     | OTG Buck mode current regulation accuracy                   | OTG_ILIM = 2A                                      | -15    | -7.5   | 0      | %    |
| V <sub>OTG_OVP</sub>     | OTG Buck mode over-voltage threshold                        |  | 5.8    | 6      |        | V    |
| REGN LDO                 |   |  |        |        |        |      |
| V <sub>REGN</sub>        | REGN LDO output voltage                                     | V <sub>VBUS</sub> = 5 V, I <sub>REGN</sub> = 20 mA | 4.7    | 4.8    | 5.15   | V    |
| I <sub>REGN</sub>        | REGN LDO current limit                                      | V <sub>VBUS</sub> = 5 V, V <sub>REGN</sub> = 3.8 V | 50     |        |        | mA   |
| LOGIC I/O PIN (          | (/CE)   |  | •      |        |        | •    |
| V <sub>IH_CEZ</sub>      | Input high threshold level, /CE                             |  | 1.3    |        |        | V    |
| V <sub>IL_CEZ</sub>      | Input low threshold level, /CE                              |  |        |        | 0.4    | V    |
| I <sub>IN_BIAS_CEZ</sub> | High level leakage current, /CE                             | Pull-up rail 1.8 V                                 |        |        | 2.5    | uA   |
| LOGIC O PIN (/I          | INT, /PG, STAT)   |  |        |        |        |      |
| V <sub>OL</sub>          | Output low threshold level                                  | Sink current = 5 mA                                |        |        | 0.4    | V    |
| I <sub>OUT_BIAS</sub>    | High level leakage current                                  | Pull-up rail 1.8 V                                 |        |        | 1      | μΑ   |


# 7.6 Timing Requirements

|                          | PARAMETER  | TEST CONDITIONS   | MIN  | NOM | MAX  | UNIT |
|--------------------------|--|---|------|-----|------|------|
| VBUS/BAT POV             | VER UP   |   |      |     |      | •    |
| t <sub>VBUS_OV</sub>     | VBUS OVP reaction time                                   | VBUS rising above V <sub>BUS_OV</sub> threshold to converter turn off |      | 200 |      | ns   |
| t <sub>POORSRC</sub>     | Bad adapter detection duration                           |   |      | 30  |      | ms   |
| BATTERY CHA              | RGER   |   |      |     |      |      |
| t <sub>TERM_DGL</sub>    | Deglitch time for charge termination                     | Charge current falling below I <sub>TERM</sub>                        |      | 250 |      | ms   |
| t <sub>RECGH_DGL</sub>   | Deglitch time for recharge threshold                     | BAT voltage falling below V <sub>RECHG</sub> = 100 mV                 |      | 250 |      | ms   |
| t <sub>BAT_OVP_DGL</sub> | Deglitch time for battery over-voltage to disable charge |   |      | 1   |      | μs   |
| t <sub>SAFETY</sub>      | Charge Safety Timer Accuracy                             | CHG_TIMER = 12 hours  | 10.8 | 12  | 13.2 | hr   |
| DIGITAL CLOCI            | K AND WATCHDOG TIMER                                     |   |      |     |      |      |
| f <sub>LPDIG</sub>       | Digital low power clock                                  | REGN LDO disabled   | 18   | 30  | 45   | kHZ  |
| f <sub>DIG</sub>         | Digital clock  | REGN LDO enabled  | 1.35 | 1.5 | 1.65 | MHz  |



# 7.7 Typical Characteristics

 $C_{VBUS}$  = 1 $\mu$ F,  $C_{PMID}$ = 10 $\mu$ F,  $C_{SYS}$ = 44 $\mu$ F,  $C_{BAT}$  = 10 $\mu$ F, L = 1 $\mu$ H (DFE252012F-1R0) (unless otherwise specified)





Copyright © 2019, Texas Instruments Incorporated

Product Folder Links: BQ25886

# TEXAS INSTRUMENTS

# **Typical Characteristics (continued)**





Submit Documentation Feedback

Figure 11. OTG Voltage Regulation vs. VBAT Voltage

Copyright © 2019, Texas Instruments Incorporated

Figure 12. Max Current Temperature Profile




# 8 Detailed Description

#### 8.1 Overview

The BQ25886 device is a highly integrated 2-A switch-mode battery charger for 2s Li-lon and Li-polymer battery. It integrates the input blocking FET (Q1, QBLK), high-side switching FET (Q2, QHS), low-side switching FET (Q3, QLS), and battery FET (Q4, QBAT). The device also integrates the boot-strap diode for high-side gate drive.

## 8.2 Functional Block Diagram





## 8.3 Feature Description

#### 8.3.1 Device Power-On-Reset

The internal bias circuits are powered from either VBAT or VBUS when it rises above  $V_{VBUS\_UVLO\_RISING}$  or  $V_{BAT\_UVLO\_RISING}$ . When VBUS rises above  $V_{VBUS\_UVLO\_RISING}$  or BAT rises above  $V_{BAT\_UVLO\_RISING}$ , the BATFET driver is active.

#### 8.3.2 Device Power Up from Battery without Input Source

If only the battery is present and the voltage is above UVLO threshold ( $V_{BAT\_UVLO\_RISING}$ ), the BATFET turns on and connects battery to system. The REGN LDO stays off to minimize the quiescent current. The low  $R_{DS(ON)}$  of BATFET and the low quiescent current on BAT minimize the conduction loss and maximize the battery run time.

#### 8.3.3 Device Power Up from Input Source

When an input source is plugged in, the device checks the input source voltage to turn on REGN LDO and all the bias circuits. It detects and sets the input current limit before the boost converter is started. The power up sequence from input source is as listed:

- 1. Poor Source Qualification
- 2. Input Source Type Detection based on D+/D- to set default Input Current Limit (IINDPM) and input source type
- 3. Power Up REGN LDO
- 4. Converter Power-up

#### 8.3.3.1 Poor Source Qualification

After REGN LDO powers up, the device checks the current capability of the input source. The input source has to meet the following requirements in order to start the boost converter.

- 1. VBUS voltage below  $V_{VBUS\ OVP}$
- 2. VBUS voltage above V<sub>POORSRC</sub> when pulling I<sub>POORSRC</sub> (typical 15mA)

If  $V_{BUS\_OVP}$  is detected (condition 1 above), the device automatically retries detection once the over-voltage fault goes away. If a poor source is detected (condition 2 above), the device repeats poor source qualification routine every 2 seconds. After 7 consecutive failures, the device goes to HIZ mode. The battery powers up the system when the device is in HIZ. On BQ25886, adapter re-plugin is required to restart device operation. If the fault is not removed, the part will enter HIZ mode again after the 7 consecutive failures.

#### 8.3.3.2 Input Source Type Detection

After input source is qualified, the charger device runs input source type detection.

The BQ25886 sets input current limit through D+/D- pin. After input source type detection, /PG pin is pulled LOW. The charger input current is always limited by the lower of ILIM pin or input source detection (500mA or 900mA), Input Current Optimizer (ICO) setting if a DCP is detected.

#### 8.3.3.2.1 D+/D- Detection Sets Input Current Limit

The BQ25886 contains a D+/D- based input source detection to program the input current limit. The D+/D- detection has three major steps: Data Contact Detect (DCD), Primary Detection, and Secondary Detection.



## **Feature Description (continued)**




Figure 13. D+/D- Detection Flow

**Table 2. Non-Standard Adapter Detection** 

| NON-STANDARD<br>ADAPTER | D+ THRESHOLD                                | D- THRESHOLD                               | INPUT CURRENT LIMIT |  |  |
|-------------------------|---|--|---------------------|--|--|
| Divider 1               | $V_{D+}$ within $V_{2P8\_VTH}$              | V <sub>D</sub> within V <sub>2P0_VTH</sub> | 2.1 A               |  |  |
| Divider 3               | $V_{D+}$ within $V_{2P0\_VTH}$              | V <sub>D</sub> within V <sub>2P8_VTH</sub> | 1 A                 |  |  |
| Divider 4               | V <sub>D+</sub> within V <sub>2P8_VTH</sub> | V <sub>D</sub> within V <sub>2P8_VTH</sub> | 2.4 A               |  |  |

Table 3. Input Current Limit Setting from D+/D- Detection

| D+/D- DETECTION    | INPUT CURRENT LIMIT (IINDPM) |
|--------------------|------------------------------|
| USB SDP (USB500)   | 500 mA                       |
| USB CDP            | 1.5 A                        |
| USB DCP            | 3.0 A                        |
| Divider 3          | 1 A                          |
| Divider 1          | 2.1 A                        |
| Divider 4          | 2.4 A                        |
| Unknown 5V Adapter | 500 mA                       |

#### 8.3.3.3 Power Up REGN Regulator (LDO)

The REGN LDO supplies internal bias circuits as well as the QHS and QLS gate drive. The LDO also provides bias rail to TS external resistors. The pull-up rail of STAT and PG can be connected to REGN as well. The REGN is enabled when all the below conditions are valid.

- 1. VBUS above  $V_{VBUS\ UVLO\ RISING}$  in boost mode or VBUS below  $V_{VBUS\ UVLO\ RISING}$  in buck mode
- 2. Poor Source Qualification detects a valid input source
- 3. Input Source Type Detection completes and sets appropriate input current limit
- 4. After 220-ms delay is complete

If one of the above conditions is not valid, the device is in high impedance mode (HIZ) with REGN LDO off. The device draws less than I<sub>VBUS\_HIZ</sub> from VBUS during HIZ state. The battery powers up the system when the device is in HIZ.



#### 8.3.3.4 Converter Power Up

After the input current limit is set, the  $\overline{PG}$  pin is pulled LOW, and the converter is enabled, allowing the QHS and QLS to start switching.Before charging begins, the battery discharge source (IBAT\_DISCHG) is enabled automatically to detect the presence of battery. BATFET stays on to charge the battery. The device provides soft-start when system rail is ramped up.

As a battery charger, the device deploys a highly efficient 1.5-MHz boost switching regulator. The fixed frequency oscillator keeps tight control of the switching frequency under all conditions of input voltage, battery voltage, charge current and temperature, simplifying output filter design.

In order to improve light-load efficiency, the device switches to PFM (Pulse Frequency Modulation) control at light load when battery is below minimum system voltage setting or charging is disabled. During the PFM operation, the switching duty cycle is set by the ratio of SYS and VBUS.

#### 8.3.4 Input Current Optimizer (ICO)

The device provides innovative Input Current Optimizer (ICO) to identify maximum power point without overloading the input source. The algorithm automatically identifies maximum input current limit of a power source without staying in VINDPM to avoid input source overload.

On BQ25886, ICO starts automatically when DCP type of input source is detected. When other input source typs are detected, ICO is disabled. The actual input current limit used by the Dynamic Power Management circuitry is limited by the lower value of current limit identified by the ICO algorithm or the current limit set by the ILIM pin. When the algorithm is enabled, it runs continuously to adjust input current limit of Dynamic Power Management (IINDPM) using ICO algorithm. When optimal input current is identified, the input current limit set by ICO will not be changed until the algorithm is forced to run by the following event:

- 1. A new input source is plugged-in
- 2. VINDPM is entered
- 3. VBUS OVP event

**Table 4. Input Current Optimizer Automatic Operation** 

| DEVICE          | INPUT SOURCE       | INPUT CURRENT LIMIT<br>(IINDPM) | AUTOMATIC START ICO<br>ALGORITHM |  |
|-----------------|--------------------|---------------------------------|----------------------------------|--|
|                 | USB SDP (USB500)   | 500 mA                          | Disable                          |  |
|                 | USB CDP            | 1.5 A                           | Disable                          |  |
|                 | USB DCP            | 3.0 A                           | Enable                           |  |
| BQ25886 (D+/D-) | Divider 3          | 1 A                             | Disable                          |  |
|                 | Divider 1          | 2.1 A                           | Disable                          |  |
|                 | Divider 4          | 2.4 A                           | Disable                          |  |
|                 | Unknown 5V Adapter | 500 mA                          | Disable                          |  |

#### 8.3.5 Buck Mode Operation from Battery (OTG)

The device supports buck converter operation to deliver power from the battery to other portable devices through USB port. The buck mode output current rating meets the USB On-The-Go 500-mA output requirement. The maximum output is 2.0 A. The buck operation is enabled when the following conditions are valid:

- 1. BAT above V<sub>OTG BAT</sub>
- 2. VBUS less than  $V_{VBUS\ PRESENT}$
- 3. Buck mode operation is enabled (OTG pin is pulled high)
- 4. Voltage at TS (thermistor) pin is within range BHOT and BCOLD
- 5. After 30-ms delay from buck mode enable



#### 8.3.6 PowerPath Management

The device accommodates a wide range of input sources from USB, to wall adapter, to power bank. The device provides automatic power path selection to supply the system (SYS) from input source (VBUS), battery (BAT), or both.

#### 8.3.6.1 Narrow VDC Architecture

The device deploys Narrow VDC architecture (NVDC) with BATFET separating system from battery. Even with a fully depleted battery, the system is regulated above the minimum system voltage (fixed 6.2 V (typ)).

When the battery is below minimum system voltage setting, the BATFET operates in linear mode (LDO mode), and the system is typically 200 mV above the minimum system voltage setting. As the battery voltage rises above the minimum system voltage, the BATFET is fully on and the voltage difference between the system and battery is the the BATFET's drain to source voltage drop.

When the battery charging is disabled and VBAT is above minimum system voltage setting or charging is terminated, the system is always regulated at typically 50mV above battery voltage.




Figure 14. System Voltage vs. Battery Voltage

#### 8.3.6.2 Dynamic Power Management

To meet the maximum current limit in the USB spec and avoid over loading the adapter, the device features Dynamic Power Management (DPM), which continuously monitors the input current and input voltage. As the charger's system load plus charge current increases with constant input voltage, the charger's input current must increase. If this current exceeds the charger's preset input current limit or causes the input source voltage to droop near the input voltage limit (VINDPM fixed at 4.3 V typical), the device then reduces the charge current until the input current is regulated to the input current limit or the input voltage is regulated to the VINDPM threshold.Note that if the D+/D- algorithm detected a DCP port and VINDPM triggered, the ICO algorithm lowers the input current limit.

If the charge current is reduced to zero, but the input source is still overloaded, the system voltage starts to drop. Once the system voltage falls below the battery voltage, the device automatically enters the Supplement Mode where the BATFET turns on and battery starts discharging so that the system is supported from both the input source and battery.

The figure shows the DPM response with 5-V/3-A adapter, 6.4-V battery, 1.5-A charge current and 6.8 V minimum system voltage setting.






Figure 15. DPM Response

#### 8.3.6.3 Supplement Mode

When the voltage falls below the battery voltage, the BATFET turns on.

As the discharge current increases, the BATFET gate is regulated with a higher voltage to reduce  $R_{DSON}$  until the BATFET is in full conduction. At this point onwards, the BATFET  $V_{DS}$  linearly increases with discharge current. The figure shows the V-I curve of the BATFET gate regulation operation. BATFET turns off to exit Supplement Mode when the battery is below battery depletion threshold ( $V_{BAT\ UVLO\ RISING}$ ).




Figure 16. BATFET I-V Curve



#### 8.3.7 Battery Charging Management

The BQ25886 charges 2-cell Li-lon battery with up to 2.2-A charge current for high capacity battery. The low R<sub>DS(ON)</sub> BATFET improves charging efficiency and minimize the voltage drop during discharging.

#### 8.3.7.1 Autonomous Charging Cycle

When battery charging is enabled ( $\overline{\text{CE}}$  pin is LOW), the device autonomously completes a charging cycle without host involvement. The device default charging parameters are listed in Table 5 below.

**Table 5. Charging Parameter Default Settings** 

| DEFAULT MODE        | BQ25886        |
|---------------------|----------------|
| Charging Voltage    | Set by VSET    |
| Charging Current    | Set by ICHGSET |
| Pre-Charge Current  | 1/10 of ICHG   |
| Termination Current | 1/10 of ICHG   |
| Temperature Profile | JEITA          |
| Safety Timer        | 12 hours       |

A new charge cycle starts when the following conditions are valid:

- 1. Converter starts
- 2. No thermistor fault on TS
- 3. No safety timer fault

The charger automatically terminates the charging cycle when the charging current is below termination threshold, charge voltage is above recharge threshold, and device is not in DPM mode or thermal regulation. When a full battery voltage is discharged below recharge threshold (threshold fixed at  $\underline{200}$  mV for BQ25886), the device automatically starts a new charging cycle. After the charge is done, toggle  $\overline{\text{CE}}$  pin can initiate a new charging cycle.

The STAT output indicates the charging status of: charging (LOW), charging complete or charge disable (HIGH) or charging fault (Blinking). If no battery is connected, the STAT pin blinks as capacitance connected at BAT charges, discharges, then recharges.

#### 8.3.7.2 Battery Charging Profile

The device charges the battery in five phases: trickle charge, pre-charge, constant current, constant voltage, and top-off timer charging. At the beginning of a charging cycle, the device checks the battery voltage and regulates current/voltage accordingly.

If the charger device is in DPM regulation or thermal regulation during charging, the actual charging current will be less than the programmed value. In this case, termination is temporarily disabled and the charging safety timer is counted at half the clock rate, as explained in the Charging Safety Timer section.




Figure 17. Battery Charging Profile

#### 8.3.7.3 Charging Termination

The device terminates a charge cycle when the battery voltage is above recharge threshold, and the current is below termination current. After the charging cycle is completed, the BATFET turns off. The converter keeps running to power the system, and BATFET can turn on again to engage Supplement Mode.

When termination occurs, the STAT pin goes HIGH. Termination is temporarily disabled when the charger device is in input current, voltage or thermal regulation. On the BQ25886, termination threshold is 1/10 of the fast charge current setting.

#### 8.3.7.4 Thermistor Qualification

The charger device provides a single thermistor input for battery temperature monitor.

#### 8.3.7.4.1 JEITA Guideline Compliance in Charge Mode

To improve the safety of charging Li-ion batteries, JEITA guideline was released on April 20, 2007. The guideline emphasized the importance of avoiding a high charge current and high charge voltage at certain low and high temperature ranges.

To initiate a charge cycle, the voltage on TS pin must be within the VT1 to VT5 thresholds. If TS voltage exceeds the T1-T5 range, the controller suspends charging and waits until the battery temperature is within the T1 to T5 range. At cool temperature (T1-T2), JEITA recommends the charge current to be reduced to half of the charge current or lower. At warm temperature (T3-T5), JEITA recommends charge voltage less than 4.1 V / cell.

On the BQ25886, at cool temperature (T1-T2), the charge current is reduced to 20% of the fast charge current, ICHG. At warm temperature (T3 - T5), the charge voltage is set to 8.0 V. Whenever the charger detectes "warm" or "cool" temperature, termination is automatically disabled.

Submit Documentation Feedback






Figure 18. TS Resistor Network




Figure 19. TS Charging Values

Assuming a 103AT NTC (Negative Temperature Coefficient) thermistor on the battery pack as shown above, the value of RT1 and RT2 can be determined by:

$$RT2 = \frac{R_{NTC,T1} \times R_{NTC,T5} \times \left(\frac{1}{V_{T5}} - \frac{1}{V_{T1}}\right)}{R_{NTC,T1} \times \left(\frac{1}{V_{T1}} - 1\right) - R_{NTC,T5} \times \left(\frac{1}{V_{T5}} - 1\right)}$$

$$RT1 = \frac{\frac{1}{V_{T1}} - 1}{\frac{1}{R_{T2}} + \frac{1}{R_{NTC,T1}}}$$
(1)

Select 0°C to 60°C range for Li-ion or Li-polymer battery:

 $R_{NTC,T1} = 27.28 \text{ k}\Omega$ 

 $R_{NTC,T5} = 3.02 \text{ k}\Omega$ 

RT1 =  $5.24 \text{ k}\Omega$ 

RT2 = 30.31  $k\Omega$ 

#### 8.3.7.5 Charging Safety Timer

The device has built-in safety timer to prevent extended charging cycle due to abnormal battery conditions.

Copyright © 2019, Texas Instruments Incorporated

Submit Documentation Feedback



During input voltage, current or thermal regulation, the safety timer counts at half clock rate as the actual charge current is likely to be below the setting. For example, if the charger is in input current regulation throughout the whole charging cycle, and the safety timer is set to 12 hours, then the timer will expire in 24 hours.

During faults which disable charging, or supplement mode, timer is suspended. Once the fault goes away, safety timer resumes. If the charging cycle is stopped and started again, the timer gets reset.

The safety timer is reset for the following events:

- 1. Charging cycle stop and restart (toggle CE pin, or charged battery falls below recharge threshold).
- 2. BAT voltage changes from pre-charge to fast-charge or vice versa.

The precharge safety timer (fixed 2hr counter that runs when VBAT < V<sub>BAT\_LOWV</sub>), follows the same rules as the fast-charge safety timer in terms of getting suspended, reset, and counting at half-rate.

#### 8.3.8 Status Outputs

## 8.3.8.1 Power Good Indicator (PG)

The open drain  $\overline{PG}$  pin goes low to indicate a good input source when:

- 1. VBUS above  $V_{VBUS\ UVLO\_RISING}$
- 2. VBUS below V<sub>VBUS OV</sub> threshold
- 3. VBUS above V<sub>POORSRC</sub> (typ. 3.7 V) when I<sub>POORSRC</sub> (typ. 30 mA) current is applied (not a poor source)
- 4. Input Source Type Detection is completed

#### 8.3.8.2 Charging Status Indicator (STAT)

The device indicates charging state on the open drain STAT pin. The STAT pin can drive LED.

**Table 6. STAT Pin State** 

| CHARGING STATE   | STAT INDICATOR  |  |  |  |
|--|-----------------|--|--|--|
| Charging in progress (including trickle charge, pre-charge, fast-charge, recharge)   | LOW             |  |  |  |
| Charging complete  | HIGH            |  |  |  |
| Sleep mode, charge disable   | HIGH            |  |  |  |
| Charge suspend (Input over-voltage, TS fault, timer fault or battery over-voltage) OTG Buck Mode suspend (due to TS fault) | Blinking at 1Hz |  |  |  |

#### 8.3.9 Input Current Limit on ILIM Pin

For safe operation, the BQ2588x has an additional hardware pin on ILIM to limit maximum input current. The maximum input current is set by a resistor from ILIM pin to ground as:

$$I_{\text{INMAX}} = \frac{K_{\text{ILIM}}}{R_{\text{ILIM}}} \tag{3}$$

The actual input current limit is the lower value between ILIM pin setting and current limit set by D+/D- detection. The device regulates ILIM pin at 0.8 V. If ILIM voltage exceeds 0.8 V, the device enters input current regulation (refer to Dynamic Power Management section).

The ILIM pin can also be used to monitor input current. The voltage on ILIM pin is proportional to the input current. ILIM can be used to monitor input current with the following relationship:

$$I_{IN} = \frac{K_{ILIM} \times V_{ILIM}}{R_{ILIM} \times 0.8V} \tag{4}$$

For example, if ILIM pin is set with 820- $\Omega$  resistor, and the ILIM voltage 0.5V, the actual input current is 0.795 A to 0.973 A. If ILIM pin is open, the input current is limited to zero since ILIM voltage floats above 0.8 V.

# 8.3.10 Voltage and Current Monitoring

The device closely monitors the input voltage, as well as internal FET currents for safe boost and buck mode operation.



#### 8.3.10.1 Voltage and Current Monitoring in Boost Mode

#### 8.3.10.1.1 Input Over-Voltage Protection

The valid input voltage range for boost mode operation is  $V_{VBUS\_OP}$ . If VBUS voltage exceeds  $V_{VBUS\_OV}$ , the device stops switching immediately to protect the power FETs. The device automatically starts switching again when the over-voltage condition goes away.

## 8.3.10.1.2 Input Under-Voltage Protection

The valid input voltage range for boost mode operation is  $V_{VBUS\_OP}$ . If VBUS voltage falls below  $V_{POORSRC}$  during operation, the device stops switching. The device automatically attempts to restart switching when the undervoltage condition goes away.

#### 8.3.10.1.3 System Over-Voltage Protection

The charger device clamps the system voltage during load transient so that the components connect to system would not be damaged due to high voltage. SYSOVP threshold is 350 mV above system regulation voltage. Upon SYSOVP, converter stops immediately to clamp the overshoot.

#### 8.3.10.1.4 System Over-Current Protection

The charger device continually monitors and compares VBUS to VSYS to protect against a system short-circuit event. In the event that VSYS drops to within 250 mV of VBUS during operation, a short circuit event is flagged and the converter stops switching. The device attempts to recover from this condition automatically.

## 8.3.10.2 Voltage and Current Monitoring in OTG Buck Mode

The device closely monitors the VBUS voltage, as well as RBFET (Q1, QBLK) and LSFET (Q3, QLS) current to ensure safe buck mode operation.

#### 8.3.10.2.1 VBUS Over-voltage Protection

When the VBUS voltage rises above regulation target and exceeds V<sub>OTG\_OVP</sub>, the device enters over-voltage protection which stops switching, and exits buck mode.

#### 8.3.10.2.2 VBUS Over-Current Protection

The device monitors output current to provide output short protection. The OTG buck mode has built-in constant current regulation to allow OTG to adapt to various types of loads. If short circuit is detected on VBUS, the OTG turns off and retries 7 times. If the retries are not successful, OTG is disabled.

#### 8.3.11 Thermal Regulation and Thermal Shutdown

#### 8.3.11.1 Thermal Protection in Boost Mode

The device monitors internal junction temperature, T<sub>J</sub>, to avoid overheating and limits the IC surface temperature in boost mode. When the internal junction temperature exceeds the thermal regulation limit (120°C), the device reduces charge current.

During thermal regulation, the actual charging current is usually below the programmed value. Therefore, termination is disabled, and the safety timer runs at half the clock rate.

Additionally, the device has thermal shutdown to turn off the converter when IC surface temperature exceeds  $T_{SHUT}$ . The converter turns back on when IC temperature is below  $T_{SHUT\ HYS}$ .

#### 8.3.11.2 Thermal Protection in OTG Buck Mode

The BQ2588x monitors the internal junction temperature to provide thermal shutdown during OTG buck mode.

# 8.3.12 Battery Protection

#### 8.3.12.1 Battery Over-Voltage Protection (BATOVP)

The battery over-voltage limit is clamped at 4% above the battery regulation voltage while charging. When battery over-voltage occurs, the charger device immediately disables charge.



# 8.4 Device Functional Modes

The BQ25886 is a standalone device and therefore does not include any functional modes for I<sup>2</sup>C operations.

Submit Documentation Feedback



# 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

A typical application consists of the BQ25886 configured as a standalone device and a 2s battery charger for Lilon and Li-Polymer batteries used in a wide range of portable devices. It integrates an input blocking FET (QBLK, Q1), high-side switching FET (QHS, Q2), and low-side switching FET (QLS, Q3). The device also integrates a bootstrap diode for the high-side gate drive.

# 9.2 Typical Application




Figure 20. BQ25886 (Stand-Alone) Typical Application Diagram

Submit Documentation Feedback



# **Typical Application (continued)**

#### 9.2.1 Design Requirements

For this design example, use the parameters shown in Table 7 below.

**Table 7. Design Parameters** 

| PARAMETER                           | VALUE          |
|-------------------------------------|----------------|
| VBUS voltage range                  | 4.3 V to 6.2 V |
| Input current limit (ILIM)          | 2.4 A          |
| Fast charge current limit (ICHGSET) | 1.5 A          |
| Minimum System Voltage              | 6.2 V          |
| Battery Regulation Voltage (VSET)   | 8.4 V          |

#### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Inductor Selection

The device has 1.5-MHz switching frequency to allow the use of small inductor and capacitor values. The inductor saturation current should be higher than the input current ( $I_{IN}$ ) plus half the ripple current ( $I_{RIPPLE}$ ):

$$I_{SAT} \ge I_{IN} + \frac{I_{RIPPLE}}{2} \tag{5}$$

The inductor ripple current ( $I_{RIPPLE}$ ) depends on input voltage ( $V_{VBUS}$ ), duty cycle ( $D = V_{BAT}/V_{BUS}$ ), switching frequency ( $f_{SW}$ ) and inductance (L):

$$I_{RIPPLE} = \frac{V_{BUS} \times (V_{SYS} - V_{BUS})}{V_{SYS} \times f_{SW} \times L}$$
(6)

The maximum inductor ripple current happens in the vicinity of D = 0.5. Usually inductor ripple is designed in the range of (20 - 40%) maximum charging current as a trade-off between inductor size and efficiency for a practical design.

#### 9.2.2.2 Input (VBUS / PMID) Capacitor

The input capacitor should have enough ripple current rating to absorb input switching ripple current. The worst case RMS ripple current occurs when duty cycle is 0.5. If the converter does not operate at 50% duty cycle, then the worst case capacitor RMS current I<sub>PMID</sub> occurs where the duty cycle is closest to 50% and can be estimated by

$$I_{PMID} = \frac{I_{RIPPLE}}{2 \times \sqrt{3}} \approx 0.29 \times I_{RIPPLE}$$
 (7)

A low ESR ceramic capacitor such as X7R or X5R is preferred for input decoupling capacitor and should be placed close to the PMID and GND pins of the IC. Voltage rating of the capacitor must be higher than normal input voltage level. 25-V rating or higher capacitor is preferred for up to 5-V input voltage. A minimum  $10-\mu F$  capacitor is suggested for up to 3.3-A input current. Keep in mind, long impedance cable would cause significant voltage drop with higher inrush current. For optimal performance, 44-uF cap on PMID is recommended. In addition, a minimum  $1-\mu F$  capacitor is suggested at VBUS pin.

#### 9.2.2.3 Output (VSYS) Capacitor

The SYS capacitor is the boost converter output capacitor and should also have enough ripple current rating to absorb output switching ripple current. The output capacitor RMS current I<sub>COUT</sub> is given:

$$I_{CSYS, rms} = I_{OUT} \times \sqrt{\frac{D}{1 - D}}$$
(8)

The output capacitor voltage ripple is a function of the boost output current (I<sub>OUT</sub>), and can be calculated as follows:



$$\Delta V_{SYS} = \frac{I_{OUT} \times D}{f_{SW} \times C_{SYS}} \tag{9}$$

A low ESR ceramic capacitor such as X7R or X5R is preferred for SYS decoupling capacitor and should be placed close to the SYS and GND pins of the IC. Voltage rating of the capacitor must be higher than normal output voltage level. 16-V rating or higher capacitor is preferred. Minimum  $44-\mu F$  capacitor is suggested for up to 2.2-A boost converter output current.

#### 9.2.2.4 ILIM resistor

The ILIM resistor sets the maximum input current limit and can be used to monitor input current. The maximum input current is set by a resistor from ILIM pin to ground as:

$$I_{\text{INMAX}} = \frac{K_{\text{ILIM}}}{R_{\text{ILIM}}} \tag{10}$$

Using maximum input current limit 900mA as an example. The KLIM is 1110. If the maximum input current limit cannot exceed 900mA, then IINMAX used in the calculation should be 819.9mA as regulation accuracy at 900mA (typ) setting is around +/-8.9%. Resistor accuracy should also be taken into consideration when setting input current limit. When ILIM pin is short to GND, the input current limit is set to maximum by ILIM. Input current limit less than 500mA is not supported on ILIM pin. Do not float this pin.

#### 9.2.2.5 ICHGSET resistor


A resistor from ICHGSET to GND is used to program the charge current. Pre-charge and termination current is 1/10 of the fast charge current. The minimum pre-charge current is clamped at 30mA (typ). Minimum termination current is clamped at 10mA (typ). ICHGSET short to GND clamps charge current to minimum setting 30mA (typ). Floating ICHGSET disables charge. RICHGSET can be calculated as:

$$I_{CHGSET} = \frac{R_{ICHGSET}}{K_{ICHGSET}} \tag{11}$$



#### 9.2.3 Application Curves


 $C_{VBUS} = 1~\mu\text{F},~C_{PMID} = 10~\mu\text{F},~C_{BAT} = 10~\mu\text{F},~C_{SYS} = 44~\mu\text{F},~L = DFE252012F-1R0~(1~\mu\text{H})~(unless~otherwise~specified)$ 



Submit Documentation Feedback

Copyright © 2019, Texas Instruments Incorporated






Copyright © 2019, Texas Instruments Incorporated

Submit Documentation Feedback



 $C_{VBUS} = 1~\mu\text{F},~C_{PMID} = 10~\mu\text{F},~C_{BAT} = 10~\mu\text{F},~C_{SYS} = 44~\mu\text{F},~L = DFE252012F-1R0~(1~\mu\text{H})~(unless~otherwise~specified)$ 





# 10 Power Supply Recommendations

In order to provide an output voltage on SYS, the device requires a power supply between 3.9-V and 6.2-V input with at least 500-mA current rating connected to VBUS or a 2-cell Li-lon battery with voltage > VBAT\_UVLO connected to BAT. The source current rating needs to be at least 3-A in order for the boost converter of the charger to provide maximum output power to SYS.

## 11 Layout

## 11.1 Layout Guidelines

The switching node rise and fall times should be minimized for minimum switching loss. Proper layout of the components to minimize high frequency current path loops is important to prevent electrical and magnetic field radiation and high frequency resonant problems. Here is a PCB layout priority list for proper layout. Layout PCB according to this specific order is essential.

- 1. Put SYS output capacitor as close to SYS and GND pins as possible. Ground connections need to be tied to the IC ground with a short copper trace connection or GND plane.
- 2. Place PMID input capacitor as close as possible to PMID pins and PGND pins and use shortest copper trace connection or GND plane.
- 3. Place inductor input terminal to SW pins as close as possible. Minimize the copper area of this trace to lower electrical and magnetic field radiation but make the trace wide enough to carry the input current. Minimize parasitic capacitance from this area to any other trace or plane.
- 4. Decoupling capacitors should be placed on the same side of and next to the IC and make trace connection as short as possible.
- 5. Route analog ground separately from power ground. Connect analog ground and connect power ground separately. Connect analog ground and power ground together using thermal pad as the single ground connection point. Or using a  $0-\Omega$  resistor to tie analog ground to power ground.
- 6. It is critical that the exposed thermal pad on the backside of the device package be soldered to the PCB ground. Ensure that there are sufficient thermal vias directly under the IC, connecting to the ground plane on the other layers.
- 7. Via size and number should be enough for a given current path.

Refer to the EVM design and the Layout Example below for the recommended component placement with trace and via locations.



## 11.2 Layout Example




Figure 35. PCB Layout Example



# 12 Device and Documentation Support

#### 12.1 Device Support

#### 12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

## 12.2 Documentation Support

## 12.2.1 Related Documentation

For related documentation see the following:

BQ2588x Boosting Battery Chargers Evaluation Module User's Guide

## 12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 28-Sep-2021

#### PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan     | Lead finish/<br>Ball material | MSL Peak Temp      | Op Temp (°C) | Device Marking<br>(4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|--------------|-------------------------------|--------------------|--------------|-------------------------|---------|
| BQ25886RGER      | ACTIVE | VQFN         | RGE                | 24   | 3000           | RoHS & Green | NIPDAU                        | Level-1-260C-UNLIM | -40 to 85    | BQ25886                 | Samples |
| BQ25886RGET      | ACTIVE | VQFN         | RGE                | 24   | 250            | RoHS & Green | NIPDAU                        | Level-1-260C-UNLIM | -40 to 85    | BQ25886                 | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**


www.ti.com 28-Sep-2021

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 7-Jun-2019

# TAPE AND REEL INFORMATION





|    | Dimension designed to accommodate the component width     |
|----|---|
|    | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

| 7 til dilliononono aro momina |                 |                    |    |      |                          |                          |            |            |            |            |           |                  |
|-------------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device                        | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
| BQ25886RGER                   | VQFN            | RGE                | 24 | 3000 | 330.0                    | 12.4                     | 4.25       | 4.25       | 1.15       | 8.0        | 12.0      | Q2               |
| BQ25886RGET                   | VQFN            | RGE                | 24 | 250  | 180.0                    | 12.4                     | 4.25       | 4.25       | 1.15       | 8.0        | 12.0      | Q2               |


www.ti.com 7-Jun-2019



#### \*All dimensions are nominal

| Device      | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|-------------|--------------|-----------------|------|------|-------------|------------|-------------|
| BQ25886RGER | VQFN         | RGE             | 24   | 3000 | 367.0       | 367.0      | 35.0        |
| BQ25886RGET | VQFN         | RGE             | 24   | 250  | 210.0       | 185.0      | 35.0        |

PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204104/H



PLASTIC QUAD FLATPACK- NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated