

# 1-Mbit (64 K × 16) Static RAM

#### **Features**

■ High speed: 70 ns■ Temperature ranges

□ Industrial: -40 °C to +85 °C
 ■ Voltage range: 1.65 V to 1.95 V
 ■ Pin compatible with CY62126EV30

■ Ultra low standby power

□ Typical standby current: 1 µA

□ Maximum standby current: 4 µA

■ Ultra low active power

□ Typical active current: 1.3 mA at f = 1 MHz

■ Easy memory expansion with  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  features

■ Automatic power down when deselected

Complementary metal oxide semiconductor (CMOS) for optimum speed and power

■ Offered in Pb-free 48-ball very fine-pitch ball grid array (VFBGA) package


## **Functional Description**

The CY62126EV18 is a high-performance CMOS static RAM organized as 64K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery  $\mathsf{Life^{TM}}$  (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption when addresses are not toggling. Placing the device in standby mode reduces power consumption by more than 99 percent when deselected (CE HIGH). The input and output pins (I/O $_0$  through I/O $_{15}$ ) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH) or during a write operation (CE LOW and WE LOW).

 $\overline{\text{To}}$  write to the device, take Chip Enable  $\overline{(\text{CE})}$  and Write Enable  $\overline{(\text{WE})}$  inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>15</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>15</sub>).

To read from the device, take Chip Enable ( $\overline{\text{CE}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable (BHE) is LOW, then data from memory appears on I/O<sub>8</sub> to I/O<sub>15</sub>. See the Truth Table on page 11 for a complete description of read and write modes.

# **Logic Block Diagram**



Cypress Semiconductor Corporation
Document Number: 001-94739 Rev. \*B

198 Champion Court

San Jose, CA 95134-1709

408-943-2600

Revised January 4, 2018



### **Contents**


Pin Configuration	3
Product Portfolio	3
Maximum Ratings	4
Operating Range	4
Electrical Characteristics	4
Capacitance	4
Thermal Resistance	5
AC Test Loads and Waveforms	5
Data Retention Characteristics	6
Data Retention Waveform	6
Switching Characteristics	7
Switching Waveforms	
Truth Table1	

Ordering Information	12
Ordering Code Definitions	12
Package Diagrams	13
Acronyms	14
Document Conventions	14
Units of Measure	14
Document History Page	15
Sales, Solutions, and Legal Information	16
Worldwide Sales and Design Support	16



# **Pin Configuration**

Figure 1. 48-ball VFBGA Pinout (Top View)



### **Product Portfolio**

						Power Dissipation						
Product	Range	V <sub>CC</sub> Range (V)		Speed	Operating, I <sub>CC</sub> (mA)			Standby, I <sub>SB2</sub>				
Product	Range				(ns)	f = 1 MHz		f = f <sub>max</sub>				
		Min	<b>Typ</b> <sup>[2]</sup>	Max		<b>Typ</b> <sup>[2]</sup>	Max	<b>Typ</b> <sup>[2]</sup>	Max	<b>Typ</b> <sup>[2]</sup>	Max	
CY62126EV18LL	Industrial	1.65	1.8	1.95	70	1.3	2	11	12	1	4	

NC pins are not connected on the die.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.



## **Maximum Ratings**

Exceeding maximum ratings may shorten the battery life of the device. These user guidelines are not tested. Storage temperature ......-65 °C to +150 °C Ambient temperature with Supply voltage to ground potential  $^{[3,\,4]}_{-}.....-0.3$  V to 2.25 V (V  $_{CCmax}$  + 0.3 V) DC voltage applied to outputs in High Z state  $^{[3,\;4]}$  ......-0.3 V to 2.25 V (V\_{CCmax} + 0.3 V)

DC input voltage $^{[3, 4]}$ 0.3 V to 2.25 V (V <sub>CCmax</sub> + 0.3	V)
Output current into outputs (LOW)20 r	mΑ
Static discharge voltage	
(MIL-STD-883, Method 3015) > 2001	1 V
Latch-up current > 200 r	mΑ

## **Operating Range**

Device	Range	Ambient Temperature	<b>V</b> <sub>CC</sub> <sup>[5]</sup>
CY62126EV18LL	Industrial	–40 °C to +85 °C	1.65 V to 1.95 V

#### **Electrical Characteristics**

Over the Operating Range

Parameter	Description	Test Conditions			70 ns			
Parameter	Description	rest conditions	rest conditions			Max	Unit	
V <sub>OH</sub>	Output high voltage	$I_{OH} = -0.1 \text{ mA}$		1.4	-	_	V	
V <sub>OL</sub>	Output low voltage	I <sub>OL</sub> = 0.1 mA		_	-	0.2	V	
V <sub>IH</sub>	Input high voltage	V <sub>CC</sub> = 1.65 V to 1.95 V		1.4	_	V <sub>CC</sub> + 0.2 V	V	
V <sub>IL</sub>	Input low voltage	V <sub>CC</sub> = 1.65 V to 1.95 V		-0.2	_	0.4	V	
I <sub>IX</sub>	Input leakage current	$GND \le V_1 \le V_{CC}$		-1	-	+1	μА	
I <sub>OZ</sub>	Output leakage current	$GND \le V_O \le V_{CC}$ , Output Disabled		-1	_	+1	μА	
Icc	V <sub>CC</sub> operating supply current	$f = f_{\text{max}} = 1/t_{\text{RC}}$	$V_{CC} = V_{CCmax}$ $I_{OUT} = 0 \text{ mA}$ CMOS levels	-	11	12	mA	
		f = 1 MHz		_	1.3	2.0		
I <sub>SB1</sub> <sup>[7]</sup>	Automatic CE power down current —CMOS inputs	$\label{eq:control_control_control_control_control} \begin{split} \overline{\text{CE}} &\geq \text{V}_{\text{CC}} - 0.2 \text{ V}, \\ \text{V}_{\text{IN}} &\geq \text{V}_{\text{CC}} - 0.2 \text{ V}, \\ \text{V}_{\text{IN}} &\leq 0.2 \text{ V}, \\ \text{f} &= \text{f}_{\text{max}} \text{ (Address and Data Only)}, \\ \text{f} &= 0 \text{ (OE, } \overline{\text{BHE}}, \overline{\text{BLE}}, \text{ and } \overline{\text{WE}}), \\ \text{V}_{\text{CC}} &= 1.95 \text{ V} \end{split}$		_	1	4	μА	
I <sub>SB2</sub> <sup>[7]</sup>	Automatic CE power down current —CMOS inputs	$\overline{\text{CE}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V},$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V or V}_{\text{IN}} \le 0.2 \text{ V},$ $\text{f} = 0, \text{V}_{\text{CC}} = 1.95 \text{ V}$		_	1	4	μА	

- $V_{\text{IL(min)}}$  = -2.0 V for pulse durations less than 20 ns.

- V<sub>IL(min)</sub> = -2.0 V for pulse durations less than 20 ns.
   V<sub>IH(max)</sub> = V<sub>CC</sub> + 0.75 V for pulse durations less than 20 ns.
   Full device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC</sub>(min) and 200 μs wait time after V<sub>CC</sub> stabilization.
   Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.
   Chip enable (CE) needs to be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.



# Capacitance


Parameter <sup>[8]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF

### **Thermal Resistance**

Parameter [8]	Description	otion Test Conditions		Unit
$\Theta_{JA}$		Still Air, soldered on a 4.25 × 1.125 inch, two-layer printed circuit board	58.85	°C/W
Θ <sub>JC</sub>	Thermal resistance (junction to case)		17.01	°C/W

## **AC Test Loads and Waveforms**

Figure 2. AC Test Loads and Waveforms



Parameters	1.65 V-1.95 V	Unit
R1	13500	Ω
R2	10800	Ω
R <sub>TH</sub>	6000	Ω
V <sub>TH</sub>	0.8	V

#### Note

<sup>8.</sup> Tested initially and after any design or process changes that may affect these parameters.




### **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Cond	Min	<b>Typ</b> [9]	Max	Unit	
$V_{DR}$	V <sub>CC</sub> for data retention			1	_	_	V
I <sub>CCDR</sub> <sup>[10]</sup>	Data retention current	$V_{CC} = V_{DR}$					μА
		$\overline{CE} \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or}$ $V_{IN} \le 0.2 \text{ V}$	Industrial	-	-	3	
t <sub>CDR</sub> <sup>[11]</sup>	Chip deselect to data retention time			0	_	_	ns
t <sub>R</sub> <sup>[12]</sup>	Operation recovery time			70	_	_	ns

### **Data Retention Waveform**

Figure 3. Data Retention Waveform



<sup>9.</sup> Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C. 10. Chip enable (CE) needs to be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating. 11. Tested initially and after any design or process changes that may affect these parameters. 12. Full device AC operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> > 100 μs.



## **Switching Characteristics**

Over the Operating Range

Parameter [13]	Description	70	ns	111:4
Parameter [10]	Description	Min	Max	Unit
Read Cycle		<u>.</u>		
t <sub>RC</sub>	Read cycle time	70	_	ns
t <sub>AA</sub>	Address to data valid	_	70	ns
t <sub>OHA</sub>	Data hold from address change	10	_	ns
t <sub>ACE</sub>	CE LOW to data valid	-	70	ns
t <sub>DOE</sub>	OE LOW to data valid	_	35	ns
t <sub>LZOE</sub>	OE LOW to Low Z [14]	5	_	ns
t <sub>HZOE</sub>	OE HIGH to High Z [14, 15]	_	25	ns
t <sub>LZCE</sub>	CE LOW to Low Z [14]	10	-	ns
t <sub>HZCE</sub>	CE HIGH to High Z [14, 15]	_	25	ns
t <sub>PU</sub>	CE LOW to power up	0	_	ns
t <sub>PD</sub>	CE HIGH to power down	_	70	ns
t <sub>DBE</sub>	BHE / BLE LOW to data valid	_	35	ns
t <sub>LZBE</sub>	BHE / BLE LOW to Low Z [14]	5	_	ns
t <sub>HZBE</sub>	BHE / BLE HIGH to High Z [14, 15]	_	25	ns
Write Cycle [16, 17]		·		
t <sub>WC</sub>	Write cycle time	70	_	ns
t <sub>SCE</sub>	CE LOW to write end	60	_	ns
t <sub>AW</sub>	Address setup to write end	60	_	ns
t <sub>HA</sub>	Address hold from write end	0	_	ns
t <sub>SA</sub>	Address setup to write start	0	_	ns
t <sub>PWE</sub>	WE pulse width	60	_	ns
t <sub>BW</sub>	BHE / BLE pulse width	60	_	ns
t <sub>SD</sub>	Data setup to write end	35	_	ns
t <sub>HD</sub>	Data hold from write end	0	_	ns
t <sub>HZWE</sub>	WE LOW to High Z [14, 15]	-	25	ns
t <sub>LZWE</sub>	WE HIGH to Low Z [14]	10	_	ns

<sup>13.</sup> Test conditions assume signal transition time of 1.8 ns or less, timing reference levels of V<sub>CC(typ)</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30-pF load capacitance.

<sup>14.</sup> At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZDE</sub>, t<sub>HZDE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any device.

15. t<sub>HZOE</sub>, t<sub>HZCE</sub>, t<sub>HZDE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high impedance state.

16. The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE, BLE or both = V<sub>IL</sub>. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must refer to the edge of signal that terminates write.

17. The minimum write cycle pulse width for Write Cycle No. 3 (WE Controlled, OE LOW) should be equal to sum of t<sub>SD</sub> and t<sub>HZWE</sub>.



# **Switching Waveforms**

Figure 4. Read Cycle No. 1 (Address transition controlled) [18, 19]





Figure 5. Read Cycle No. 2 (OE controlled) [19, 20]



<sup>18.</sup> The device is continuously selected. OE, CE = V<sub>IL</sub>, BHE, BLE, or both = V<sub>IL</sub>.

19. WE is high for read cycle.

20. Address valid before or similar to CE and BHE, BLE transition LOW.



## Switching Waveforms (continued)

Figure 6. Write Cycle No. 1 ( $\overline{\text{WE}}$  controlled) [21, 22, 23]





Figure 7. Write Cycle No. 2 (CE controlled) [21, 22, 23]



- 21. The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE, BLE or both = V<sub>IL</sub>. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must refer to the edge of signal that terminates write.

  22. Data I/O is high impedance if OE = V<sub>IH</sub>.

  23. If CE goes high simultaneously with WE = V<sub>IH</sub>, the output remains in a high impedance state.

  24. During this period, the I/Os are in output state. Do not apply input signals.



# Switching Waveforms (continued)

Figure 8. Write Cycle No. 3 (WE controlled, OE LOW [25, 26]





Figure 9. Write Cycle No. 4 (BHE/BLE controlled, OE LOW) [25]



<sup>25.</sup> If CE goes high simultaneously with WE = V<sub>IH</sub>, the output remains in a high impedance state.

26. The minimum write cycle pulse width should be equal to sum of t<sub>SD</sub> and t<sub>HZWE</sub>.

27. During this period, the I/Os are in output state. Do not apply input signals.



## **Truth Table**

<b>CE</b> [28]	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	Х	High Z	Deselect/power down	Standby (I <sub>SB</sub> )
L	Χ	Х	Н	Н	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	L	L	L	Data out (I/O <sub>0</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	L	Н	L	Data out (I/O <sub>0</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	L	L	Н	Data out (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	High Z	Output disabled	Active (I <sub>CC</sub> )
L	L	Х	L	L	Data in (I/O <sub>0</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	L	Х	Н	L	Data in (I/O <sub>0</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Write	Active (I <sub>CC</sub> )
L	L	Х	L	Н	Data in (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Write	Active (I <sub>CC</sub> )

Note
28. Chip enable must be at CMOS levels (not floating). Intermediate voltage levels on this pin is not permitted.




# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
70	CY62126EV18LL-70BVXI	51-85150	48-ball VFBGA (Pb-free)	Industrial

Contact your local Cypress sales representative for availability of other parts.


### **Ordering Code Definitions**





# **Package Diagram**

Figure 10. 48-ball VFBGA (6 × 8 × 1.0 mm) Package Outline, 51-85150



NOTE:

PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85150 \*H

Ε

G



# **Acronyms**

Acronym	Description			
CE	Chip Enable			
CMOS	Complementary Metal Oxide Semiconductor			
I/O	Input/Output			
OE	Output Enable			
RAM	Random Access Memory			
SRAM	Static Random Access Memory			
TSOP	Thin Small Outline Package			
VFBGA	Very Fine-Pitch Ball Grid Array			
WE	Write Enable			

## **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure	
°C	degree Celsius	
MHz	megahertz	
μΑ	microampere	
μs	microsecond	
mA	milliampere	
mm	millimeter	
ns	nanosecond	
Ω	ohm	
%	percent	
pF	picofarad	
V	volt	
W	watt	



# **Document History Page**

Document Title: CY62126EV18 MoBL <sup>®</sup> , 1-Mbit (64 K × 16) Static RAM Document Number: 001-94739						
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change		
**	4547224	VINI	11/07/2014	New datasheet.		
*A	5536310	VINI	11/29/2016	Changed datasheet status to Final. Updated template.		
*B	6013631	AESATMP9	01/04/2018	Updated logo and copyright.		



## Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/usb

cypress.com/wireless

#### **Products**

USB Controllers
Wireless Connectivity

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic Touch Sensing cypress.com/touch

### **PSoC®Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

#### **Cypress Developer Community**

Community | Projects | Video | Blogs | Training | Components

### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2014-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented to Cypress hardware or software products. Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or properly damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not l

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-94739 Rev. \*B Revised January 4, 2018 Page 16 of 16