# ICE1HS01G

# Half-Bridge Resonant Controller

Power Management & Supply



| ICE1HS01   | G        |                                     |                  |
|------------|----------|-------------------------------------|------------------|
| Revision I | History: | 24 August 2009                      | Target Datasheet |
| Previous V | ersion:  |                                     |                  |
| Page       | Subjects | (major changes since last revision) |                  |
|            |          |                                     |                  |
|            |          |                                     |                  |
|            |          |                                     |                  |
|            |          |                                     |                  |
|            |          |                                     |                  |
|            |          |                                     |                  |

For questions on technology, delivery and prices please contact the Infineon Technologies Offices in Germany or the Infineon Technologies Companies and Representatives worldwide: see our webpage at http://www.infineon.com

CoolMOS™, CoolSET™ are trademarks of Infineon Technologies AG.

**Edition 24 August 2009** 

Published by Infineon Technologies AG 81726 Munich, Germany © 2007 Infineon Technologies AG All Rights Reserved.

#### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

#### Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (<a href="www.infineon.com">www.infineon.com</a>).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office. Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



#### ICE1HS01G

### Half-Bridge Resonant Controller

#### **Product Highlights**

- Minimum number of external components
- High accuracy oscillator
- Two-level over current protection
- Over load/open loop protection
- Mains undervoltage protection with adjustable hysteresis
- Adjustable blanking time for over load protection and restart

# ICE1HS01G PG-DS0-8

#### **Features**


- DSO8 package
- · Maximum 600kHz switching frequency
- Adjustable minimum switching frequency with high accuracy
- 50% duty cycle
- Mains input under votlage protection with adjustable hysteresis
- Two levels of overcurrent protection: frequency shift and latch off
- Open-loop/over load protection with extended blanking time
- · Built-in digital and nonlinear softstart

Adjustable restart time during fault protection period

#### **Applications**

- LCD/PDP TV
- AC-DC adapter
- Audio SMPS

#### **Typical Application Circuit**



| Туре      | Package  |
|-----------|----------|
| ICE1HS01G | PG-DSO-8 |



| Table o  | f Contents   | Page |
|--|--|------|
| <b>1</b><br>1.1<br>1.2   | Pin Configuration and Functionality         Pin configuration with PG-DSO-8         Pin Functionality  |      |
| 2  | Representative Block Diagram   | 6    |
| 3<br>3.1<br>3.2<br>3.3<br>3.4<br>3.5<br>3.6<br>3.7   | Functional description Oscillator and Pulse Frequency Modulation IC power supply Soft start Current sense Over current protection Mains Input Voltage Sense Over load protection                             |      |
| 4<br>4.1<br>4.2<br>4.3<br>4.3.1<br>4.3.2<br>4.3.3<br>4.3.4<br>4.3.5<br>4.3.6<br>4.3.7<br>4.3.8 | Electrical Characteristics Absolute Maximum Ratings Operating Range Characteristics Supply Section Oscillator Section Input voltage sense Current sense Soft start Feedback Over load protection Gate driver |      |
| 5  | Outline Dimension  |      |



# 1 Pin Configuration and Functionality

#### 1.1 Pin configuration with PG-DSO-8

| Pin | Symbol | Function                    |
|-----|--------|-----------------------------|
| 1   | FMIN   | Minimum switching frequency |
| 2   | CS     | Current sense               |
| 3   | FB     | Feedback voltage            |
| 4   | VINS   | Input voltage sense         |
| 5   | GND    | IC ground                   |
| 6   | LG     | Low side gate drive         |
| 7   | HG     | High side gate drive        |
| 8   | VCC    | IC power supply             |




Figure 1 Pin configuration with PG-DSO-8

#### 1.2 Pin Functionality

#### FMIN (minimum switching frequency)

An external resistor is connected between this pin and the ground. The voltage of this pin is constant during operation and thus the resistance determines the current flowing out of this pin. The minimum switching frequency is determined by this current. The maximum

#### **Pin Configuration and Functionality**

switching frequency and the switching frequency during soft start are also related to the current flowing out of FMIN pin.

#### **CS**(current sense)

The current sense signal is fed to this pin. Inside the IC, two comparators are provided. If the voltage on CS pin is higher than the first threshold, IC will increase the switching frequency to limit the maximum output power of the converter. If the voltage on this pin exceeds the second threshold, IC will be latched off immediately.

#### FB (feedback)

This pin is connected to the collector of the optocoupler. Internally, during normal operation, this pin is connected to reference voltage source with a pull-up resistor( $R_{FB}$ ). The IC uses the voltage on this pin to adjust the switching frequency within the range of maximum and minimum frequency set by FMIN pin. If FB voltage is higher than  $V_{FBH}$  for a certain fixed blanking time, an extended timer will be started. If over load/open loop protection exists longer than the extended blanking time, IC will enter auto-restart mode. An off timer starts from the instant IC stops switching till IC starts another soft start. This off time is determined by the resistors and capacitor connected to VINS pin.

#### VINS (mains input voltage sense)

The mains input voltage is fed to this pin via a resistive voltage divider. If the voltage on VINS pin is higher than the threshold  $V_{\text{INSON}}$ , IC will start to operate with softstart when VCC increases beyond turn on threshold. During operation, if the voltage on this pin falls below the threshold  $V_{\text{INSON}}$ , IC will stop switching until the voltage on this pin increases again.

When IC goes into over load protection mode, IC will stop switching and try to restart after a period of time. This period can be adjusted by connectting different capacitors between this pin and ground.

#### **GND** (ground)

IC common ground.

**LG** (low side gate drive)
Low side power MOSFET driver.

**HG** (high-side gate drive)
Up side power MOSFET driver.

**VCC** (IC power supply) Supply voltage of the IC.



#### Representative Block Diagram

### 2 Representative Block Diagram




Figure 2 Representative Block Diagram

Version 2.0 6 24 August 2009



#### **Functional description**

#### 3 Functional description

The controller ICE1HS01G with two gate outputs is specially designed for LLC resonant half-bridge converters. An oscillator with accurately-programmed frequency range is built inside the IC. The two gate signals are obtained by passing the signal out from the oscillator through a divide-by-two flip-flop. Therefore, two signals are of exactly 50% duty cycle and 180° out of phase. To guarantee the zero-voltage-switching and safe operation in half-bridge topologies, a fixed dead time of 380ns is inserted in each internal when one switch is turned off and the other is turned on.

For LLC resonant half-bridge converter, the output voltage is regulated by changing the switching frequency. ICE1HS01G offers the designer to choose suitable operation frequency range by programming the oscillator with one single resistor.

In addition, ICE1HS01G offers a programmed soft-start function to limit both the inrush current and the overshoot in output voltage.

To protect the system during operation, mains input under-voltage protection and over-current protection are integrated in ICE1HS01G as well.

### 3.1 Oscillator and Pulse Frequency Modulation

The oscillator is programmed with only one external resistor  $R_{\text{FMIN}}$  connected to FMIN pin. The trimmed capacitor  $C_{\text{FS}}$  is built inside the IC with high accuracy. The simplified oscillator circuit is shown in Figure 3.




Figure 3 Simiplified oscillator circuit

The charge current  $\rm I_{chg}$  is sum of four currents which are  $\rm I_{chg\_min},~I_{FB},~I_{CS}$  and  $\rm I_{SS}.$ 

$$I_{\text{chg}} = I_{\text{chgmin}} + I_{\text{FB}} + I_{\text{cs}} + I_{\text{ss}}$$
 [1

Everytime the capacitor  $C_{FS}$  is charged by  $I_{chg}$  to  $V_{CH}$ , the upper switch is turned off and  $C_{FS}$  will be discharged through  $I_{disc}$ . The charge time determines the on time for gate signal. The discharge time determines the dead time during transition from one gate off to another gate on. The switching waveforms of the oscillator and gate signals are shown in Figure 4.




Figure 4 Oscillator waveforms

According to Figures 3 and 4, the on time of each gate can be obtained as

$$T_{\rm on} = \frac{3C_{\rm FS}}{I_{\rm chg}}$$
 [2]

The switching frequency can be obtained as

$$f_s = \frac{1}{2\left(\frac{3C_{FS}}{I_{chg}} + T_d\right)}$$
 [3]

where the dead time  $T_d$  is fixed as 380ns.

#### 3.1.1 Minimum charge current

The voltage on pin FMIN is a constant of 1.5V during normal operation. The resistor  $R_{\text{FMIN}}$  determines the current( $I_{\text{FMIN}}$ ) flowing out from FMIN pin. Around one-tenth of  $I_{\text{FMIN}}$  is defined as the minimum charging current( $I_{\text{chg}\_\text{min}}$ ), which in turn defines the minimum switching frequency as follows.



280

260 240

220

200

180 160 140

120

100

80

60

40 20

Figure 5

Minimum switching frequency [kHz]

#### Half-Bridge Resonant Controller ICE1HS01G

#### **Functional description**

#### 3.1.3 Current sense current Ics

In LLC resonant topologies, it is necessary to limit the resonant current in case of short circuit or other fault conditions. It is achieved by adding another current Ics to the charging current  $I_{chg}$ .  $I_{CS}$  is limited to 3 times of the minimum charge current.

#### 3.1.4 Soft start current Iss

To limit the inrush current and output overshoot during start up, the switching frequency shall be necessary high at start up. The switching frequency will change gradually toward the minimum switching frequency until the feedback voltage comes into regulation. The switching frequency will then go to desired value according to load and input conditions. The soft start current I<sub>ss</sub> also has a upper limit of around 3.4 times of minimum charge current. Details of soft start will be

shown later.

#### 3.1.2 Feedback regulation

The output information is fed into the controller through feedback voltage. If the output power is higher, the feedback voltage will be higher, which will cause the switching frequency to decrease and vice versa.

FMIN versus R<sub>FMIN</sub>

10 15 20 25 30 35 40 45 50 55 60 65

R<sub>EMIN</sub> [kohm]

The regulation of switching frequency is achieved by changing the charging current. An accurate operational transconductance amplifier (OTA) is used to translate the feedback voltage  $V_{FB}$  into current  $I_{FB}$ . The effective range of feedback voltage is from 0.9V to 3.9V.

Figure 6 graphs the relationship between the actual switching frequency and feedback voltage V<sub>FB</sub> when R<sub>FMIN</sub>=22kohm.




Figure 6 Switching frequency versus V<sub>FB</sub>

Burst mode operation is also provided by ICE1HS01G. During LLC operation, the feedback signal  $V_{FB}$  is continuously monitored. When  $V_{FB}$  drops below  $V_{FB\_off}$ , the switching signal will be disabled after a fixed blanking time  $T_{FB}$ .  $V_{FB}$  will then rise as  $V_{out}$  starts to decrease due to no switching signal. Once  $V_{FB}$  exceeds the threshold  $V_{\text{FB\_on}}$ , the IC resumes to normal operation.

#### 3.1.5 Charge current I<sub>chg</sub>

The charge current  $I_{chq}$  for IC oscillator capacitor  $C_{FS}$  is the sum of the four parts including  $I_{\rm chg\ min},\ I_{\rm FB},\ I_{\rm SS}$  and I<sub>CS</sub>. To limit the maximum switching frequency, maximum value of  $\rm I_{chg}$  is 5 times of  $\rm I_{chg\_min}.$ 

In summary, the maximum charge current during normal operation is  $3I_{chq}$  min while the maximum charge current during fault condition or softstart is around  $4\ensuremath{\text{I}_{\text{chg}\_\text{min}}}$  and  $4.43^*\ensuremath{\text{I}_{\text{chg}\_\text{min}}}$  respectively. Figure 7 shows the maximum switching frequency versus minimum switching frequency during normal operation.




Figure 7 Fmax versus Fmin during normal operation



#### **Functional description**

Figure 8 shows the maximum switching frequency versus minimum switching frequency during softstart.




Figure 8 Fmax\_ss versus Fmin during soft start

#### 3.2 IC power supply

The controller ICE1HS01G is targetting at applications with auxiliary power supply. In most cases, a front-end PFC pre-regulator with a PFC controller is used in the same system.

The controller ICE1HS01G starts to operate when the supply voltage  $V_{\text{VCC}}$  reaches the on-threshold,  $V_{\text{VCCon}}$  of 12V. The minimum operating voltage after turn-on,  $V_{\text{VCCoff}},$  is at 11V. The maximum recommended operating voltage  $V_{\text{VCCmax}}$  is 18V.

#### 3.3 Soft start

At the beginning of the startup phase, the IC provides a soft start with duration of 32ms with 32 steps. During this period, the switching frequency is controlled internally by changing the current  $I_{\rm SS}$ .

Figure 9 illustrates the actual switching frequency vs startup time when  $R_{\text{FMIN}}$ =22kohm. During softstart, the frequency starts from 250kHz, and step by step drops to normal operation point.




Figure 9 Switching frequency during softstart when R<sub>FMIN</sub>=22kohm

During soft start, the overload protection is disabled although FB voltage is high.

#### 3.4 Current sense

Current sense in LLC half bridge converters is for protection purpose. The voltage of resonant capacitor  $C_{\rm S}$  is the sum of the resonant voltage and the dc voltage which is equal to half of the input bus voltage. If resonant current is higher, then the voltage on  $C_{\rm S}$  is higher. The current informations for both primary side and secondary side are almost the same and can be obtained by dividing and filtering the resonant voltage. The circuit is shown in Figure 10.




Figure 10 Current sense circuit

#### 3.5 Over current protection

The controller ICE1HS01G incorporates two-level over current protection. In case of over-load condition, the lower level OCP will be triggerred, the switching frequency will be increased according to the duration and power of the over load. The higher level OCP is used to protect the converter if transformer winding is shorted, the IC will be latched immediately.

If  $V_{CS}$  is higher than 0.8V, IC will boost up the switching frequency. If Vcs is lower than 0.75V, IC will resume to normal operation gradually. If  $V_{CS}$  is always higher than 0.8V for 1.5ms, the frequency will rise to its maximum level. And vice versa.

To sum up, ICE1HS01G will increase the switching frequency to limit the resonant current in case of temporary over-load and will also decrease the switching frequency to its normal value after over-load condition goes away.

#### 3.6 Mains Input Voltage Sense

The working range of mains input voltage needs to be specified for LLC resonant converter. It is important for the controller to have input voltage sensing function and protection features, which lets the IC stop switching when the input voltage falls below the specified range and restarts when the input voltage increases back within the range. The mains input voltage sensing circuit is shown Figure 2. With the



#### **Functional description**

current source  $I_{\text{hys}}$  connected between VINS and Ground, an adjustable hysteresis between the on and off input voltage can be created as

$$V_{HYS} = R_{INS1} \cdot I_{hys}$$
 [4]

The mains input voltage is divided by  $R_{\text{INS1}}$  and  $R_{\text{INS2}}$  as shown in the typical application circuit. A current source  $I_{\text{hys}}$  is connected from VINS pin to ground in the IC. If the on and off threshold for mains voltage is  $V_{\text{mainon}}$  and  $V_{\text{mainoff}}$ , the resistors can be decided as

$$R_{INS1} = \frac{V_{mainon} - V_{mainoff}}{I_{hys}}$$
 [5]

$$R_{INS2} = R_{INS1} \cdot \frac{V_{INSON}}{V_{mainoff} - V_{INSON}}$$
 [6]

#### 3.7 Over load protection

In case of open control loop or output over load fault, the FB voltage will increase to its maximum level. If FB voltage is higher than  $V_{\text{FBH}}$  and this condition last longer than a fixed blanking time of  $T_{\text{OLP}}$  (20ms), the IC will start the extended blanking timer. The extended blanking timer is realized by charging and discharging the filter capacitor  $C_{\text{FB}}$  via the pull up resistor  $R_{\text{FB}}$  and  $Q_{\text{FB}}$ . The circuit for extended blanking timer is shown in Figure 11.




Figure 11 Circuit connected to FB pin

The FB voltage waveform during a OLP period is shown in Figure 12. After FB voltage has been higher than  $V_{\text{FBH}}$  for the fixed blanking time t1 shown in Figure 11, IC will use internal switch  $Q_{\text{FB}}$  to discharge  $V_{\text{FB}}$  to  $V_{\text{FBL}}$ . After the switch  $Q_{\text{FB}}$  is released,  $C_{\text{FB}}$  will be charged up by Vdd through  $R_{\text{FB}}$ . The time needed for  $C_{\text{FB}}$  being charged to  $V_{\text{FBH}}$  can be calculated as

$$t_{\rm chg} = -\ln\left(\frac{V_{\rm dd} - V_{\rm FBH}}{V_{\rm dd} - V_{\rm FBI}}\right) \cdot R_{\rm FB} \cdot C_{\rm FB}$$
 [7]

If  $C_{FB}$  is 10nF, the time is about 439us. After  $V_{FB}$  reaches  $V_{FBH}$ , an internal counter will increase by 1 and the capacitor is discharged to 0.5V by  $Q_{FB}$  again. The charging and discharging process of  $C_{FB}$  will be repeated for  $N_{OLP\_E}$  times if the fault condition still exist. After the last time of  $N_{OLP\_E}$  the FB voltage is pulled down to zero, IC will stop the switch when FB voltage rises to  $V_{FBH}$  again. This is called over load/open loop proteciton. During the charging and discharging period, the IC will operate with frequency determined by  $I_{chg\_min}$  and  $I_{CS}$ .




Figure 12 FB voltage waveform during over load protection

If the converter returns to normal operation during the extended blanking time period, FB voltage can not reach  $V_{\text{FBH}}$  again. Therefore, after FB voltage is discharged to zero voltage, if it can not reach  $V_{\text{FBH}}$  within  $T_{\text{OLP\_R}}$ , IC will reset all the fault timer to zero and return to normal operation.

After IC enters into OLP, both switches will be stopped. However, the IC remains active and will try to start with soft start after an adjustable period. This period is realized by charging and discharging the capacitor  $C_{\text{INS}}$  connected to VINS pin for  $N_{\text{OLP\_R}}$  times. The time is therefore determined by the capacitor  $C_{\text{INS}}$  and resistor  $R_{\text{INS1}}$  and  $R_{\text{INS2}}.$  The circuit implementation of the adjustable off time is shown in Figure 13 and Figure 14 shows the voltage waveform of VINS in this case.

As shown in Figure 14, the  $C_{INS}$  is discharged to  $V_{INS\_L}$  when IC enters into OLP at time t1. After that, an internal constant current source  $I_{INST}$  is turned on to charge  $C_{INS}$ . Once the voltage on VINS is charged to  $V_{INS\_H}$ , the current source will be turned off and  $C_{INS}$  is discharged by another switch Q3 to  $V_{INS\_L}$  again. The charging and discharging of  $C_{INS}$  is thought as one cycle. The cylce time is also influenced by the bus



voltage. The charging time  $t_{cha}$  and discharging time  $t_{rlisc}$  can be respectively approximated as

$$t_{cha} = -ln \left[ \frac{\left(V_{BUS} \cdot \frac{R_{eq}}{R_{INS}I}\right) + \left(I_{INST} \cdot R_{eq}\right) - V_{INSH}}{\left(V_{BUS} \cdot \frac{R_{eq}}{R_{INS}I}\right) + \left(I_{INST} \cdot R_{eq}\right) - V_{INSL}} \right] \cdot R_{eq} \cdot C_{INS} \quad \textbf{[8]}$$

$$t_{disc} = -ln \left( \frac{V_{BUS} \cdot \frac{R_{eq2}}{R_{INS1}} - V_{INSL}}{V_{BUS} \cdot \frac{R_{eq2}}{R_{INS1}} - V_{INSH}} \right) \cdot R_{eq2} \cdot C_{INS}$$
[9]

In [8],  $\rm R_{eq}$  is the equivalent resistance for parallelling of  $\rm R_{INS1}$  and  $\rm R_{INS2}.$ 

$$R_{\rm eq} = \frac{1}{\frac{1}{R_{\rm INS1}} + \frac{1}{R_{\rm INS2}}}$$
 [10]

In [9],  $R_{eq2}$  is the equivalent resistance for parallelling of  $R_{INS1}$ ,  $R_{INS2}$  and  $R_{Q3}$  (900ohm typically).

$$R_{eq2} = \frac{1}{\frac{1}{R_{INS1}} + \frac{1}{R_{INS2}} + \frac{1}{R_{O3}}}$$
 [11]

IC will repeat the charging and discharging process for  $N_{\text{OLP\_R}}$  times. After that, IC will turn off the switches for both charging and discharging. In addition, the current source for hysteresis will be turned on and another blanking time of  $T_{\text{BL\_VINS}}$ , the time between t2 and t3 as shown in Fiugre 14, will be added so that VINS pin fully recovers and represents the bus voltage information. IC will start the soft start after the additional blanking time in case  $V_{\text{VINS}}$  is higher than the  $V_{\text{VINSon}}$ .




Figure 13 Circuit connected to VINS pin




Figure 14 VINS voltage waveform during blanking time after OLP and before IC restarts



#### **Electrical Characteristics**

#### 4 Electrical Characteristics

Note: All voltages are measured with respect to ground (Pin 5). The voltage levels are valid if other ratings are not violated.

#### 4.1 Absolute Maximum Ratings

Note: Absolute maximum ratings are defined as ratings, which when being exceeded may lead to destruction of the integrated circuit. For the same reason make sure, that any capacitor that will be connected to pin 8 (VCC) is discharged before assembling the application circuit.

| Parameter  | Symbol                  | Limit Values |        | Unit | Remarks                        |  |
|--|-------------------------|--------------|--------|------|--------------------------------|--|
|  |                         | min.         | max.   |      |                                |  |
| VCC Supply Voltage                               | V <sub>VCC</sub>        | -0.3         | 20.51) | V    |                                |  |
| V <sub>HG</sub> Voltage                          | $V_{LG}$                | -0.3         | 18     | V    |                                |  |
| V <sub>LG</sub> Voltage                          | $V_{LG}$                | -0.3         | 18     | V    |                                |  |
| CS voltage                                       | V <sub>CS</sub>         | -0.3         | 5      | V    |                                |  |
| FB voltage                                       | V <sub>FB</sub>         | -0.3         | 5      | V    |                                |  |
| VINS voltage                                     | V <sub>VINS</sub>       | -0.3         | 5      | V    |                                |  |
| FMIN voltage                                     | V <sub>FMIN</sub>       | -0.3         | 5      | V    |                                |  |
| Maximum source current on FMIN                   | I <sub>FMIN</sub>       |              | 2.5    | mA   |                                |  |
| Junction Temperature                             | T <sub>j</sub>          | -40          | 125    | °C   |                                |  |
| Storage Temperature                              | T <sub>S</sub>          | -55          | 150    | °C   |                                |  |
| Thermal Resistance Junction-Ambient for PG-DSO-8 | R <sub>thJA</sub> (DSO) | -            | 185    | K/W  | PG-DSO-8                       |  |
| ESD Capability                                   | V <sub>ESD</sub>        | -            | 2      | kV   | Human body model <sup>2)</sup> |  |

<sup>1)</sup> Stress beyond this limit may destroy the device. Functional operation of the device at this or any condition beyond those indicated under 4.2 Operating Range is not implied. Exposure to absolute maximum rated conditions for extended periods of time may affect device reliability.

#### 4.2 Operating Range

Note: Within the operating range the IC operates as described in the functional description.

| Parameter            | Symbol            | Limit Values |      | Limit Values |  | Limit Values |  | Unit | Remarks |
|----------------------|-------------------|--------------|------|--------------|--|--------------|--|------|---------|
|                      |                   | min.         | max. |              |  |              |  |      |         |
| VCC Supply Voltage   | V <sub>VCC</sub>  | 10.2         | 18   | V            |  |              |  |      |         |
| Junction Temperature | T <sub>jCon</sub> | -25          | 125  | °C           |  |              |  |      |         |

<sup>2)</sup> According to EIA/JESD22-A114-B (discharging a 100pF capacitor through a 1.5kΩ series resistor)



#### **Electrical Characteristics**

#### 4.3 Characteristics

#### 4.3.1 Supply Section

Note: The electrical characteristics involve the spread of values guaranteed within the specified supply voltage and junction temperature range  $T_J$  from  $-25\,^{\circ}\text{C}$  to  $125\,^{\circ}\text{C}$ . Typical values represent the median values, which are related to  $25\,^{\circ}\text{C}$ . If not otherwise stated, a supply voltage of  $V_{\text{CC}}$  = 15 V is assumed.

| Parameter   | Symbol                 |      | Limit Valu                               | es   | Unit | Test Condition   |
|---|------------------------|------|--|------|------|--|
|   |                        | min. | typ.                                     | max. |      |  |
| Start up Current                                    | I <sub>VCCstart</sub>  | 200  | 350                                      | 530  | μΑ   | V <sub>VCCon</sub> -0.1V   |
| Supply Current in operation with inactive gate      | I <sub>VCCop</sub>     | -    |  | 3    | mA   | no switching;  |
| Supply Current in normal operation with active gate | I <sub>VCCactive</sub> | -    | 5.8                                      |      | mA   | $\begin{array}{c} \text{Freq=50kHz} \\ \text{R}_{\text{FMIN}} = 30 \text{k}\Omega \\ \text{V}_{\text{FB}} = 4.2 \text{V}, \text{V}_{\text{CS}} = 0 \text{V} \\ \text{C}_{\text{L}} = 2.2 \text{nF}, \text{V}_{\text{VCC}} = 15 \text{V} \end{array}$ |
| VCC Turn-On Threshold                               | $V_{VCCon}$            | 11.3 | 12                                       | 12.7 | V    |  |
| VCC Hysteresis                                      | $V_{VCChys}$           | 0.68 | 0.95                                     | 1.25 | V    |  |
| VCC Turn-Off Threshold                              | $V_{VCCoff}$           | -    | V <sub>VCCon</sub> - V <sub>VCChys</sub> | -    | V    |  |
| Trimmed Reference Voltage                           | $V_{REF}$              | 4.90 | 5.0                                      | 5.10 | V    | I <sub>FB</sub> =0   |

#### 4.3.2 Oscillator Section

| Parameter   | Symbol Limit Values  |      |      | Unit | Test Condition |  |
|---|----------------------|------|------|------|----------------|--|
|   |                      | min. | typ. | max. |                |  |
| Minimum switching frequency                         | F <sub>MIN</sub>     | 47   | 50   | 53   | kHz            | $R_{\text{FMIN}}$ =30k $\Omega$ ;  |
| Maximum switching frequency during normal operation | F <sub>MAX_N</sub>   |      | 128  |      | kHz            | $R_{FMIN}$ =30kΩ; $V_{FB}$ =0.6V, $V_{CS}$ =0V, after softstart                                      |
| Maximum switching frequency during protection       | F <sub>MAX_P</sub>   |      | 203  |      | kHz            | $R_{FMIN}$ =30k $\Omega$ ; $V_{FB}$ =0.6V, $V_{CS}$ =1V  |
| Absolute Maximum switching frequency                | F <sub>MAX_abs</sub> |      | 609  |      | kHz            | $R_{FMIN}$ =4.8k $\Omega$ ,<br>V <sub>FB</sub> =0.9V, V <sub>CS</sub> =1V, soft<br>start first cycle |
| Reference voltage on FMIN                           | V <sub>OSCRef</sub>  | 1.44 | 1.5  | 1.56 | V              |  |
| Dead time   | T <sub>d</sub>       | 340  | 380  | 420  | ns             | $R_{FMIN}$ =30k $\Omega$ ; $V_{FB}$ =0.6V, $V_{CS}$ =0V  |
| Oscillation duty cycle                              | D                    | 48   | 50   | 52   | %              | based on calculation   |



#### **Electrical Characteristics**

#### 4.3.3 Input voltage sense

| Parameter   | Symbol                | Limit Values |      |      | Unit | Test Condition |
|---|-----------------------|--------------|------|------|------|----------------|
|   |                       | min.         | typ. | max. |      |                |
| Input voltage on threshold                                | V <sub>VINSon</sub>   | 1.2          | 1.25 | 1.3  | ٧    |                |
| Bias current on VINS pin                                  | I <sub>hys</sub>      | 9            | 12   | 15   | μА   |                |
| Blankint time for leaving mains undervoltage protection   | T <sub>VINS_out</sub> |              | 500  |      | μS   |                |
| Blanking time for entering mains under voltage protection | T <sub>VINS_in</sub>  |              | 50   |      | μS   |                |

#### 4.3.4 Current sense

| Parameter  | Symbol Limit Values |      |      | Unit | Test Condition |   |
|--|---------------------|------|------|------|----------------|---|
|  |                     | min. | typ. | max. |                |   |
| Overcurrent protection low                                 | V <sub>CSL</sub>    | 0.75 | 0.8  | 0.85 | V              |   |
| Hysteresis voltage for overcurrent protection low          |                     |      | 50   |      | mV             |   |
| Overcurrent protection high                                | V <sub>CSH</sub>    | 1.57 | 1.63 | 1.7  | V              |   |
| Blanking time for OCP latch                                | T <sub>OCP_L</sub>  | _    | 300  | _    | ns             |   |
| Maximum switching frequency during over current protection | F <sub>MAX_C</sub>  |      | 163  |      | kHz            | $\begin{array}{c} R_{FMIN}\text{=}30\text{k}\Omega; V_{FB}\text{=}4.2\text{V}, \\ V_{CS}\text{=}1\text{V}, \text{ after soft start} \\ \text{and 2ms after } V_{CS} \\ \text{higher than 0.8V} \end{array}$ |
| Counter input voltage high                                 | V <sub>CS_CH</sub>  |      | 4.5  |      | V              | Not subject to test   |
| Counter input voltage low level                            | V <sub>CS_CL</sub>  |      | 0.5  |      | V              | Not subject to test   |
| Blanking time after each gate is turned on                 | T <sub>LEB</sub>    |      | 250  |      | ns             |   |

Version 2.0 14 24 August 2009



#### **Electrical Characteristics**

#### 4.3.5 Soft start

| Parameter   | Symbol               | Symbol Limit Valu |      |      | Unit | Test Condition   |
|---|----------------------|-------------------|------|------|------|--|
|   |                      | min.              | typ. | max. |      |  |
| Soft start timer                                  | T <sub>SS</sub>      | -                 | 1    | -    | ms   | Test as a 32ms   |
| Soft start steps                                  | N <sub>SS</sub>      |                   | 32   |      |      | softstart time   |
| Ratio of I <sub>SS</sub> over I <sub>chgmin</sub> |                      | -                 | 3.43 | -    |      | Not subject to test  |
| Soft start frequency                              | F <sub>ss_step</sub> |                   | 184  |      | kHz  | R <sub>FMIN</sub> =30kΩ;<br>Td=380ns; first cycle<br>softstart |

#### 4.3.6 Feedback

| Parameter   | Symbol Limit Values |      |      | Unit | Test Condition |  |
|---|---------------------|------|------|------|----------------|--|
|   |                     | min. | typ. | max. |                |  |
| Feedback voltage below which there is no regulation | $V_{FB\_min}$       |      | 0.9  |      | V              |  |
| Feedback voltage above which there is no regulation | V <sub>FB_max</sub> |      | 3.9  |      | V              |  |
| Pull up resistance                                  | R <sub>FB</sub>     | 15   | 20   | 25   | kΩ             |  |
| Feedback voltage below which there is no switch     | $V_{FB\_off}$       |      | 0.2  |      | V              |  |
| Feedback voltage above which IC resumes switch      | V <sub>FB_on</sub>  |      | 0.3  |      | V              |  |
| Blanking time for switch on and off                 | T <sub>FB</sub>     |      | 200  |      | ns             |  |

Note: The trend of all the voltage levels in the Control Unit is the same regarding the deviation except V<sub>VCCOVP</sub>



#### **Electrical Characteristics**

#### 4.3.7 Over load/Open loop protection

|   |                      |   |      |   |     | _ |
|---|----------------------|---|------|---|-----|---|
| Feedback voltage for open loop/over load protection                                     | $V_{FBH}$            |   | 4.5  |   | V   |   |
| Feedback votlage high level for extended timer  | $V_{FB\_CH}$         |   | 4.5  |   | V   |   |
| Feedback votlage low level for extended timer   | $V_{FB\_CL}$         |   | 0.5  |   | V   |   |
| On resistance of pulling down switch Q <sub>FB</sub>                                    | $R_{QFB}$            |   | 900  |   | ohm |   |
| Fixed Blanking time for open loop/over load protection                                  | T <sub>OLP_F</sub>   | - | 20   | - | ms  |   |
| Maximum time for FB voltage to go up to V <sub>FBH</sub> during extended blanking timer | T <sub>OLP_R</sub>   | - | 1.28 | - | ms  |   |
| Extended counter  | N <sub>OLP_E</sub>   |   | 512  |   |     |   |
| Charging current on VINS pin for restart time   | I <sub>INST</sub>    |   | 750  |   | μА  |   |
| Maximum voltage on VINS pin charged by I <sub>INST</sub>                                | V <sub>INS_H</sub>   |   | 4.5  |   | V   |   |
| Minimum voltage on VINS pin pulled down by Q <sub>3</sub>                               | V <sub>INS_L</sub>   |   | 0.5  |   | V   |   |
| On resistance of pulling down switch Q <sub>3</sub>                                     | R <sub>Q3</sub>      |   | 900  |   | ohm |   |
| Restart counter number  | N <sub>OLP_R</sub>   |   | 2048 |   |     |   |
| Blanking time before IC restarts after restart counter reaches 2048                     | T <sub>BL_VINS</sub> | - | 20   | - | ms  |   |

#### 4.3.8 Gate driver


| Parameter                          | Symbol                | Limit Values |      |      | Unit | Test Condition   |
|------------------------------------|-----------------------|--------------|------|------|------|--|
|                                    |                       | min.         | typ. | max. |      |  |
| Output voltage at logic low        | $V_{\text{GATElow}}$  |              | -    | 1.5  | V    | V <sub>VCC</sub> =5V<br>I <sub>OUT</sub> = 20mA                      |
| Output voltage at logic high       | V <sub>GATEhigh</sub> |              | 9    |      | V    | V <sub>VCC</sub> =V <sub>VCCoff</sub> +0.2V<br>C <sub>L</sub> =2.2nF |
| Output voltage active shut down    | $V_{GATEasd}$         |              | 1.0  |      | V    | $V_{VCC} = 5V$<br>$I_{OUT} = 20mA$                                   |
| Rise Time                          | t <sub>rise</sub>     | -            | 100  | -    | ns   | C <sub>L</sub> = 2.2nF   |
| Fall Time                          | t <sub>fall</sub>     | -            | 25   | -    | ns   | C <sub>L</sub> = 2.2nF   |
| GATE current, Peak<br>Rising Edge  | I <sub>GATE_R</sub>   | 1            |      | -    | А    | $C_L = 2.2nF^{1)}$   |
| GATE current, Peak<br>Falling Edge | I <sub>GATE_F</sub>   | -            | -    | 1.5  | А    | $C_L = 2.2nF^{1)}$   |



#### **Outline Dimension**

1) Design characteristics (not meant for production testing)

#### **5** Outline Dimension



1) Does not include plastic or metal protrusion of 0.15 max. per side

Figure 15 PG-DSO-8
\*Dimensions in mm

Version 2.0 17 24 August 2009

#### **Total Quality Management**

Qualität hat für uns eine umfassende Bedeutung. Wir wollen allen Ihren Ansprüchen in der bestmöglichen Weise gerecht werden. Es geht uns also nicht nur um die Produktqualität – unsere Anstrengungen gelten gleichermaßen der Lieferqualität und Logistik, dem Service und Support sowie allen sonstigen Beratungs- und Betreuungsleistungen.

Dazu gehört eine bestimmte Geisteshaltung unserer Mitarbeiter. Total Quality im Denken und Handeln gegenüber Kollegen, Lieferanten und Ihnen, unserem Kunden. Unsere Leitlinie ist jede Aufgabe mit "Null Fehlern" zu lösen – in offener Sichtweise auch über den eigenen Arbeitsplatz hinaus – und uns ständig zu verbessern.

Unternehmensweit orientieren wir uns dabei auch an "top" (Time Optimized Processes), um Ihnen durch größere Schnelligkeit den entscheidenden Wettbewerbsvorsprung zu verschaffen.

Geben Sie uns die Chance, hohe Leistung durch umfassende Qualität zu beweisen.

Wir werden Sie überzeugen.

Quality takes on an allencompassing significance at Semiconductor Group. For us it means living up to each and every one of your demands in the best possible way. So we are not only concerned with product quality. We direct our efforts equally at quality of supply and logistics, service and support, as well as all the other ways in which we advise and attend to you.

Part of this is the very special attitude of our staff. Total Quality in thought and deed, towards co-workers, suppliers and you, our customer. Our guideline is "do everything with zero defects", in an open manner that is demonstrated beyond your immediate workplace, and to constantly improve.

Throughout the corporation we also think in terms of Time Optimized Processes (top), greater speed on our part to give you that decisive competitive edge.

Give us the chance to prove the best of performance through the best of quality – you will be convinced.

http://www.infineon.com