



# 2-Mbit (128K x 16) Static RAM

#### Features

- Pin equivalent to CY7C1011BV33
- High speed
  - t<sub>AA</sub> = 10 ns
- Low active power
- 360 mW (max.)
- Data Retention at 2.0
- Automatic power-down when deselected
- Independent control of upper and lower bits
- Easy memory expansion with  $\overline{CE}$  and  $\overline{OE}$  features
- Available in Pb-free and non Pb-free 44-pin TSOP II, 44-pin TQFP and non Pb-free 48-ball VFBGA packages

#### **Functional Description**


The CY7C1011CV33 is a high-performance CMOS Static RAM organized as 131,072 words by 16 bits.

<u>Writing</u> to the device is <u>accomplished</u> by taking Chip Enable  $(\underline{CE})$  and Write Enable  $(\overline{WE})$  inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>), is written into the location specified <u>on the</u> address pins (A<sub>0</sub> through A<sub>16</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>16</sub>).

Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on  $I/O_0$  to  $I/O_7$ . If Byte High Enable (BHE) is LOW, then data from memory will appear on  $I/O_8$  to  $I/O_{15}$ . See the truth table at the back of this data sheet for a complete description of read and write modes.

The input/output pins ( $I/O_0$  through  $I/O_{15}$ ) are placed in <u>a</u> high-impedance state when th<u>e</u> device is de<u>selected (CE</u> HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disable<u>d (BHE, BLE HIGH)</u>, or during a write operation (CE LOW, and WE LOW).

The CY7C1011CV33 is available in a standard 44-pin TSOP II package with center power and ground pinout, a 44-pin Thin Plastic Quad Flatpack (TQFP), as well as a 48-ball fine-pitch ball grid array (VFBGA) package.






#### **Selection Guide**

		-10	-12	–15	Unit
Maximum Access Time		10	12	15	ns
Maximum Operating Current	Com'l	90	85	80	mA
	Ind'l	100	95	90	
Maximum CMOS Standby Current	Com'l/Ind'l	10	10	10	mA

#### **Pin Configurations**





# CY7C1011CV33

#### **Maximum Ratings**

(Above which the useful life may be impaired. For user guide- lines, not tested.)
Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage on $V_{CC}$ to Relative $GND^{[1]}$ –0.5V to +4.6V
DC Voltage Applied to Outputs in High-Z State <sup>[1]</sup> 0.5V to $V_{CC}$ + 0.5V DC Input Voltage <sup>[1]</sup> 0.5V to $V_{CC}$ + 0.5V

Current into Outputs (LOW)	20 n	nA
Static Discharge Voltage	>200	1 V
(per MIL-STD-883, Method 3015)		
	~~~	

Latch-up Current.....>200 mA

#### **Operating Range**

Range	Ambient Temperature	v <sub>cc</sub>
Commercial	0°C to +70°C	$3.3V\pm0.3V$
Industrial	–40°C to +85°C	

## DC Electrical Characteristics Over the Operating Range

					10	'	12		15	
Parameter	Description	Test Conditions		Min.	Max.	Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -4.0 m/	A	2.4		2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	$V_{CC}$ = Min., $I_{OL}$ = 8.0 mA			0.4		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.0	V <sub>CC</sub> + 0.3	2.0	V <sub>CC</sub> + 0.3	2.0	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage <sup>[1]</sup>			-0.3	0.8	-0.3	0.8	-0.3	0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \leq V_{I} \leq V_{CC}$		-1	+1	-1	+1	-1	+1	μA
I <sub>OZ</sub>	Output Leakage Current	$GND \leq V_{OUT} \leq V_{CC},$ Output Disabled		-1	+1	-1	+1	-1	+1	μA
I <sub>CC</sub>	V <sub>CC</sub> Operating	V <sub>CC</sub> = Max.,	Com'l		90		85		80	mA
	Supply Current	$f = f_{MAX} = 1/t_{RC}$	Ind'l		100		95		90	mA
I <sub>SB1</sub>	Automatic CE Power-down Current —TTL Inputs	$\begin{array}{l} \text{Max. } V_{\text{CC}}, \ \overline{\text{CE}} \geq V_{\text{IH}} \\ V_{\text{IN}} \geq V_{\text{IH}} \text{ or} \\ V_{\text{IN}} \leq V_{\text{IL}}, \ f = f_{\text{MAX}} \end{array}$			40		40		40	mA
I <sub>SB2</sub>	Automatic CE Power-down Current —CMOS Inputs	$\begin{array}{l} \underline{Max.} V_{CC},\\ \overline{CE} \geq V_{CC} - 0.3V,\\ V_{IN} \geq V_{CC} - 0.3V,\\ \text{or } V_{IN} \leq 0.3V, \ f=0 \end{array}$	Com'l/ Ind'l		10		10		10	mA

#### Capacitance<sup>[2]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{CC} = 3.3V$	8	pF
C <sub>OUT</sub>	I/O Capacitance		8	pF


#### Thermal Resistance<sup>[2]</sup>


Parameter	Description	Test Conditions	TSOP II	TQFP	VFBGA	Unit
$\Theta_{JA}$		Still Air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	44.56	42.66	46.98	°C/W
Θ <sup>JC</sup>	Thermal Resistance (Junction to Case)		10.75	14.64	9.63	°C/W


Notes: 1.  $V_{IL}$  (min.) = -2.0V for pulse durations of less than 20 ns. 2. Tested initially and after any design or process changes that may affect these parameters.



#### AC Test Loads and Waveforms<sup>[3]</sup>







#### AC Switching Characteristics Over the Operating Range<sup>[4]</sup>

		_	10	-	12	-15		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle	·	•	•	•	•	•		
t <sub>power</sub> <sup>[5]</sup>	V <sub>CC</sub> (typical) to the first access	1		1		1		μS
t <sub>RC</sub>	Read Cycle Time	10		12		15		ns
t <sub>AA</sub>	Address to Data Valid		10		12		15	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		3		ns
t <sub>ACE</sub>	CE LOW to Data Valid		10		12		15	ns
t <sub>DOE</sub>	OE LOW to Data Valid		5		6		7	ns
t <sub>LZOE</sub>	OE LOW to Low-Z	0		0		0		ns
t <sub>HZOE</sub>	OE HIGH to High-Z <sup>[6, 7]</sup>		5		6		7	ns
t <sub>LZCE</sub>	CE LOW to Low-Z <sup>[7]</sup>	3		3		3		ns
t <sub>HZCE</sub>	CE HIGH to High-Z <sup>[6, 7]</sup>		5		6		7	ns
t <sub>PU</sub>	CE LOW to Power-up	0		0		0		ns
t <sub>PD</sub>	CE HIGH to Power-down		10		12		15	ns
t <sub>DBE</sub>	Byte Enable to Data Valid		5		6		7	ns
t <sub>LZBE</sub>	Byte Enable to Low-Z	0		0		0		ns
t <sub>HZBE</sub>	Byte Disable to High-Z		6		6		7	ns

Notes:


3. AC characteristics (except High-Z) for all 10-ns parts are tested using the load conditions shown in (a). All other speeds are tested using the Thevenin load shown 1. All other speeds are tested using the tested using the data conditions shown in (d). All other speeds are tested using the revenue in (b). High-Z characteristics are tested using the tested using the test load shown in (d). 4. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V. 5. t<sub>POWER</sub> gives the minimum amount of time that the power supply should be at typical V<sub>CC</sub> values until the first memory access is performed. 6. t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in part (d) of AC Test Loads. Transition is measured ± 500 mV from steady-state voltage. 7. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZCE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.



#### AC Switching Characteristics Over the Operating Range<sup>[4]</sup> (continued)


		-	10	-	12	-15		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cycle <sup>[8,</sup>	9		1					
t <sub>WC</sub>	Write Cycle Time	10		12		15		ns
t <sub>SCE</sub>	CE LOW to Write End			8		10		ns
t <sub>AW</sub>	Address Set-up to Write End			8		10		ns
t <sub>HA</sub>	Address Hold from Write End			0		0		ns
t <sub>SA</sub>	Address Set-up to Write Start	0		0		0		ns
t <sub>PWE</sub>	WE Pulse Width	7		8		10		ns
t <sub>SD</sub>	Data Set-up to Write End	5		6		7		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		ns
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[7]</sup>	3		3		3		ns
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[6, 7]</sup>		5		6		7	ns
t <sub>BW</sub>	Byte Enable to End of Write	7		8		10		ns

#### **Data Retention Waveform**



#### **Switching Waveforms**

Read Cycle No. 1<sup>[10, 11]</sup>




Notes:


8. The internal write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
9. The minimum write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.
10. Device is continuously selected. OE, CE, BHE and/or BHE = V<sub>IL</sub>.
11. WE is HIGH for read cycle.




#### Switching Waveforms (continued)

Read Cycle No. 2 (OE Controlled)<sup>[11, 12]</sup>








#### Notes:

12. Address valid prior to or coincident with CE transition LOW.
 13. Data I/O is high-impedance if OE or BHE and/or BLE = V<sub>IH</sub>.
 14. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.



#### Switching Waveforms (continued)

## Write Cycle No. 2 (BLE or BHE Controlled)





## Truth Table


CE	OE	WE	BLE	BHE	I/O <sub>0</sub> –I/O <sub>7</sub>	I/O <sub>8</sub> -I/O <sub>15</sub>	Mode	Power
Н	Х	Х	Х	Х	High-Z	High-Z	Power-down	Standby (I <sub>SB</sub> )
L	L	Н	L	L	Data Out	Data Out	Read All Bits	Active (I <sub>CC</sub> )
L	L	Н	L	Н	Data Out	High-Z	Read Lower Bits Only	Active (I <sub>CC</sub> )
L	L	Н	Н	L	High-Z	Data Out	Read Upper Bits Only	Active (I <sub>CC</sub> )
L	Х	L	L	L	Data In	Data In	Write All Bits	Active (I <sub>CC</sub> )
L	Х	L	L	Н	Data In	High-Z	Write Lower Bits Only	Active (I <sub>CC</sub> )
L	Х	L	Н	L	High-Z	Data In	Write Upper Bits Only	Active (I <sub>CC</sub> )
L	Н	Н	Х	Х	High-Z	High-Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )

## **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
10	CY7C1011CV33-10ZC	51-85087	44-pin TSOP II	Commercial
	CY7C1011CV33-10ZXC		44-pin TSOP II (Pb-Free)	
	CY7C1011CV33-10ZXI		44-pin TSOP II (Pb-Free)	Industrial
	CY7C1011CV33-10BVI	51-85150	48-ball (6 x 8 x 1 mm) VFBGA	
12	CY7C1011CV33-12ZC	51-85087	44-pin TSOP II	Commercial
	CY7C1011CV33-12ZXC		44-pin TSOP II (Pb-Free)	
	CY7C1011CV33-12ZI		44-pin TSOP II	Industrial
	CY7C1011CV33-12ZXI		44-pin TSOP II (Pb-Free)	
	CY7C1011CV33-12AXI	51-85064	44-pin TQFP (Pb-Free)	
	CY7C1011CV33-12BVI	51-85150	48-ball (6 x 8 x 1 mm) VFBGA	
15	CY7C1011CV33-15ZXC	51-85087	44-pin TSOP II (Pb-Free)	Commercial
	CY7C1011CV33-15AI	51-85064	44-pin TQFP	Industrial





**Package Diagrams** 





#### Package Diagrams (continued)





51-85150-\*D

All product and company names mentioned in this document are the trademarks of their respective holders.

48-ball VFBGA (6 x 8 x 1 mm) (51-85150)

#### Document #: 38-05232 Rev. \*E

© Cypress Semiconductor Corporation, 2006. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.



## **Document History Page**

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	117132	07/31/02	HGK	New Data Sheet
*A	118057	08/19/02	HGK	Pin configuration for 48-ball FBGA correction
*В	119702	10/11/02	DFP	Updated FBGA to VFBGA; updated package code on page 8 to BV48A. Updated address pinouts on page 1 to A0 to A16. Updated CMOS standby current on page 1 from 8 to 10 mA
*C	386106	See ECN	PCI	Added lead-free parts in Ordering Information Table
*D	498501	See ECN	NXR	Corrected typo in the Logic Block Diagram on page# 1 Incuded the Maximum Ratings for Static Discharge Voltage and Latch up Current on page# 3 Changed the description of I <sub>IX</sub> from Input Load Current to Input Leakage Current in DC Electrical Characteristics table Updated the Ordering Information Table
*E	522620	See ECN	VKN	Added Thermal Resistance Table