



Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as “Cypress” document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.



32-Bit TRAVEO™ T1G Family S6J3110 Series Microcontroller Datasheet

The S6J3110 series is a set of 32-bit microcontrollers designed for in-vehicle use. It uses the Arm® Cortex®-R5 CPU as a CPU.

Features

Cortex-R5 Core

This section explains the Cortex-R5 CPU core.

- Arm Cortex-R5
- 32-bit Arm architecture
 - 2-instruction issuance super scalar
 - 8-stage pipeline
- Armv7/Thumb®-2 instruction set
- MPU (memory protection) equipped
 - 16-area support
- ECC support for the TCM ports for RAM
 - 1-bit error correction and 2-bit error detection (SEC-DED)
- TCM ports
 - 2 TCM ports
 - ATCM port
 - BTCM port (B0TCM, B1TCM)
- Caches
 - Instruction cache 16 KB
 - Data cache 16 KB
- VIC port
 - Low latency interrupt
- AXI master interface
 - 64-bit AXI interface (instruction/data access)
 - 32-bit AXI interface (I/O access)
- AXI slave interface
 - 64-bit AXI interface (TCM port access)
- ETM-R5 trace

Peripheral Functions

This section explains peripheral functions.

- Clock generation
 - Main clock oscillation (4 MHz)
 - No sub clock oscillation
 - CR oscillation (100 kHz)
 - CR oscillation (4 MHz)
- Built-in flash memory size
 - Program: 1024 K + 64 KB (S6J311AHAC) / 768 K + 64 KB (S6J3119HAC)
 - Work: 48 KB (S6J311AHAC) / 48 KB (S6J3119HAC)

- Built-in RAM size
 - TCRAM 64 KB (S6J311AHAC) / 48 KB (S6J3119HAC)
 - System SRAM 16 KB (S6J311AHAC) / 16 KB (S6J3119HAC)
 - Backup RAM 8 KB (S6J311AHAC) / Backup RAM 8 KB (S6J3119HAC)
- General-purpose ports: 116 channels (S6J311AHAC) / 116 channels (S6J3119HAC)
- DMA controller
 - Up to 16 channels can be activated simultaneously.
- A/D converter (successive approximation type)
 - 12-bit resolution, 2 units mounted: Max 56 channels (25 channels + 31 channels) (S6J311AHAC) / Max 56 channels (25 channels + 31 channels) (S6J3119HAC) / Max 56 channels (25 channels + 31 channels)
- External interrupt input: 16 channels
 - Level ("H"/"L") and edge (rising/falling) can be detected.
- Multi-function serial (transmission and reception FIFOs mounted) :Max 4 channels (S6J311AHAC) / Max 4 channels (S6J3119HAC)

<I²C>
- Full-duplex double buffering system, 64-byte transmission FIFO, 64-byte reception FIFO.
- Standard mode (Max. 100 kbps) is supported only.
- DMA transfer is supported.

<UART (asynchronous serial interface) >
- Full duplex, double buffering system; 64-byte transmission FIFO, 64-byte reception FIFO
- Parity check can be enabled/disabled.
- Built-in dedicated baud rate generator
- An external clock can be used as a transfer clock.
- Parity, frame, overrun error detection functions are available.
- DMA transfer is supported.

<CSIO (synchronous serial interface) >

- Full duplex, double buffering system; 64-byte transmission FIFO, 64-byte reception FIFO
- Support for SPI. Both master and slave roles are supported. Data length in bits can be set to a value from 5 to 16 or one of the values of 20, 24, and 32.
- Built-in dedicated baud rate generator (master operation)
- External clock input is enabled (slave operation).
- Overrun error detection function is available.
- DMA transfer is supported.
- Serial chip select SPI function
 - <LIN-UART (asynchronous serial interface for LIN) >
- Full duplex, double buffering system; 64-byte transmission FIFO, 64-byte reception FIFO
- Support for LIN protocol revision 2.1
- Both master and slave roles are supported.
- Framing error and overrun error detection
- LIN Synch break generation and detection, LIN Synch Delimiter generation
- Built-in dedicated baud rate generator
- The external clock can be adjusted by the reload counter. DMA transfer is supported.
- CAN controller: CAN-FD Max 1 channel
 - CAN-FD (V3.2.0)
 - CAN transfer speed :Max 5 Mbps
 - CAN Clock :Max 40 MHz
 - 192 message buffers/channel (reception message buffer size)
 - 32 message buffer/channel (transmission message buffer size)
- Base timer: Max 30 channels
 - 16-bit Timer.
 - It is selectable by 4 functions of the PWM/PPG/PWC/Reload Timer.
 - 2-channel cascade connection enables operation as a 32-bit timer.(PWC and Reload Timer)
- Free-run timer: Max 6 channels
 - 32-bit Timer.
 - Main clock oscillation and CR oscillation are available.
 - Free-run timer output can work in combination with an input capture and an output compare.
- Input capture: Max 12 channels
 - 32-bit Timer.

- Output compare: Max 12 channels
 - 32-bit Timer.
- Real time clock (RTC) (day/hour/minute/second)
 - Main clock oscillation or CR oscillation (100 kHz) can be selected as an operation clock.
- Calibration: Real time clock (RTC) driven by the CR clock
- Correction can be done by configuring the prescaler of the real time clock based on the ratio between the main clock and the CR clock.
- Clock supervisor
 - Abnormality (such as damaged crystal) of the main clock oscillation (4 MHz) can be monitored.
 - The clock can switch to the CR clock when an abnormality is detected.
 - PLL abnormality can be detected.
- CRC generation
 - Fixed-length CRC
 - CCITT CRC16 generator polynomial: 0x1021
 - IEEE-802.3 CRC32 generator polynomial: 0x04C11DB7
- Watchdog timer
 - Hardware watchdog
 - Software watchdog
- NMI
- I/O relocation
 - Peripheral function pin locations can be changed.
- Low-power consumption control
 - Standby function
 - Power-off function
 - Partial wakeup function
- Power-on reset
- Low-voltage detection reset
- Security
 - Flash security
 - Interface security (JTAG + test port)
 - SHE
 - Unique device ID
- Package: LEU144 (S6J311xHAC)
- CMOS 55 nm technology
- Power supply
 - 5 V single power supply
 - The voltage step-down circuit generates internal 1.2 V from 5 V.
 - 5 V power supply is used for I/O.

Contents

1. Product Lineup	4	10.6 Trigger Input Timing.....	66
2. Pin Assignment	6	10.7 NMI Input Timing	67
3. Pin Description	7	10.8 Low-Voltage Detection (External Low-Voltage Detection).....	67
4. I/O Circuit Types	15	10.9 Low-Voltage Detection (RAM Retention Low-Voltage Detection).....	68
5. Handling Precautions	18	10.10 Low-Voltage Detection (1.2 V Power Supply Low- Voltage Detection)	68
5.1 Precautions for Product Design.....	18	10.11 A/D Converter	69
5.2 Precautions for Package Mounting.....	19	10.11.1 Electrical Characteristics.....	69
5.3 Precautions for Use Environment.....	20	10.11.2 Notes on Using A/D Converters	70
6. Handling Devices	21	10.11.3 Definition of terms	71
7. Block Diagram	23	10.12 Flash Memory	73
8. Memory Map	24	11. Ordering Information	74
9. Pin Status in CPU Status	29	12. Part Number Option	74
10. Electrical Characteristics	32	13. Package Dimensions	75
10.1 Absolute Maximum Ratings.....	32	14. Errata	76
10.2 Recommended Operating Conditions.....	34	15. Appendix	80
10.3 DC Characteristics.....	37	15.1 Application 1: JTAG tool connection	80
10.4 AC Characteristics.....	41	16. Major Changes	81
10.4.1 Source Clock Timing	41	Document History	89
10.4.2 Internal Clock Timing	42	Sales, Solutions, and Legal Information	91
10.4.3 Reset Input.....	45		
10.4.4 Power-on Conditions.....	46		
10.4.5 Multi-function Serial.....	46		
10.5 Timer Input Timing.....	66		

1. Product Lineup

The following table lists the product lineup of the S6J3110 series.

Table 1-1. Memory Size

		S6J311AHAC	S6J3119HAC
Flash	Program	1024 KBytes + Small sector (8 KB x 8)	768 KBytes + Small sector (8 KB x 8)
	Work	48 KBytes	48 KBytes
RAM	TCRAM	64 KBytes	48 KBytes
	System SRAM	16 KBytes	16 KBytes
	Backup RAM	8 KBytes	8 KBytes

Table 1-2. SHE option

	S6J311xHAC*
Security (SHE)	ON

* x: A/9

Table 1-3. Product Lineup

	S6J311xHAC*
CPU core	Coretex-R5
CMOS 55 nm technology	55 nm
Package	LEU144
Main clock	4 MHz
Built-in CR oscillator	100 kHz
	4 MHz
Maximum CPU operating frequency	96 MHz
Watchdog timer	1 channel (hardware) 1 channel (software)
Clock supervisor	YES
External power supply, low-voltage detection reset	YES
Internal power supply, low-voltage detection reset	YES
NMI request	YES
External interrupt	16 channels
DMA controller	16 channels
CAN-FD	1 channel (192 msg buffers/ch)
Multi-function serial	4 channels
A/D converter	12-bit (2 units) Unit 0 x 25 channels Unit 1 x 31 channels

	S6J311xHAC*
Free-run timer	6 channels
Input capture	12 channels
Output compare	12 channels
Base timer (16-bit)	30 channels
Real time clock (RTC)	1 channel
CR clock calibration	YES
CRC generation	YES
Low-power consumption mode	Standby function Power-off function Partial wakeup function
SHE	YES
General-purpose port GPIO	116 channels
Power supply	5 V + 5% to 10%
Operation assurance temperature (T _A)	-40 °C to +125 °C
On-chip debugger (JTAG)	YES


* x: A/9

2. Pin Assignment

The following figures show the pin assignment of the S6J3110 series.

Figure 2-1. Pin Assignment for S6J311xHAC*

* x: A/9



3. Pin Description

This section provides a list of the pin functions of the S6J3110 series

Table 3-1. S6J311xHAC* Pin Functions

* x: A/9

Pin No. S6J311xHAC	Pin Name	Polarity	I/O Circuit Type	Function
2	P000 SOT2_1	- -	P	General-purpose I/O port Multi-function serial ch.2 serial data output pin (1)
3	P001 SCS20_1	- -	P	General-purpose I/O port Multi-function serial ch.2 serial chip select 0 I/O pin (1)
4	P003 SCS22_1	- -	P	General-purpose I/O port Multi-function serial ch.2 serial chip select 2 output pin (1)
5	P005 IN6_0 SIN3_0	- - -	P	General-purpose I/O port Input capture ch.6 input pin (0) Multi-function serial ch.3 serial data input pin (0)
6	P006 IN7_0 SOT3_0 SDA3_0	- - - -	P	General-purpose I/O port Input capture ch.7 input pin (0) Multi-function serial ch.3 serial data output pin (0) I ² C bus ch.3 serial data I/O pin
7	P007 IN8_0 SCK3_0 SCL3_0	- - - -	P	General-purpose I/O port Input capture ch.8 input pin (0) Multi-function serial ch.3 clock I/O pin (0) I ² C bus ch.3 serial clock I/O pin
8	P008 IN9_0 SCS30_0 TIOA0_0	- - - -	P	General-purpose I/O port Input capture ch.9 input pin (0) Multi-function serial ch.3 serial chip select 0 I/O pin (0) Base timer ch.0 TIOA output pin (0)
9	P009 IN10_0 TIOA1_0 INT0_1	- - - -	P	General-purpose I/O port Input capture ch.10 input pin (0) Base timer ch.1 TIOA I/O pin (0) INT0 external interrupt input pin (1)
10	P010 IN11_0 TIOA2_0	- - -	P	General-purpose I/O port Input capture ch.11 input pin (0) Base timer ch.2 TIOA output pin (0)
11	P012 TIOA3_0 OUT5_0	- - -	P	General-purpose I/O port Base timer ch.3 TIOA I/O pin (0) Output compare ch.5 output pin (0)
12	P013 TIOA4_0 OUT6_0	- - -	P	General-purpose I/O port Base timer ch.4 TIOA output pin (0) Output compare ch.6 output pin (0)
13	P015 TIOA5_0 OUT7_0	- - -	P	General-purpose I/O port Base timer ch.5 TIOA I/O pin (0) Output compare ch.7 output pin (0)
14	P016 TIOA6_0 OUT8_0	- - -	P	General-purpose I/O port Base timer ch.6 TIOA output pin (0) Output compare ch.8 output pin (0)
15	P017 TIOA7_0 OUT9_0	- - -	P	General-purpose I/O port Base timer ch.7 TIOA I/O pin (0) Output compare ch.9 output pin (0)
16	P018 TIOA8_0 OUT10_0	- - -	P	General-purpose I/O port Base timer ch.8 TIOA output pin (0) Output compare ch.10 output pin (0)
17	P019 OUT11_0 TIOB0_0 TEXT0_0	- - - -	P	General-purpose I/O port Output compare ch.11 output pin (0) Base timer ch.0 TIOB input pin (0) Free-run timer 0 clock input pin (0)

Pin No. S6J311xHAC	Pin Name	Polarity	I/O Circuit Type	Function
18	P020	-	P	General-purpose I/O port
	SOT0_0	-		Multi-function serial ch.0 serial data output pin (0)
	SDA0_0	-		I ² C bus ch.0 serial data I/O pin
	TIOB1_0	-		Base timer ch.1 TIOB input pin (0)
	TEXT1_0	-		Free-run timer 1 clock input pin (0)
19	P021	-	P	General-purpose I/O port
	SCK0_0	-		Multi-function serial ch.0 clock I/O pin (0)
	SCL0_0	-		I ² C bus ch.0 serial clock I/O pin
	TIOB2_0	-		Base timer ch.2 TIOB input pin (0)
20	P022	-	P	General-purpose I/O port
	SIN0_0	-		Multi-function serial ch.0 serial data input pin (0)
	TIOB3_0	-		Base timer ch.3 TIOB input pin (0)
	INT3_0	-		INT3 external interrupt input pin (0)
21	P023	-	P	General-purpose I/O port
	SCS0_0	-		Multi-function serial ch.0 serial chip select I/O pin (0)
	TIOB4_0	-		Base timer ch.4 TIOB input pin (0)
22	P024	-	P	General-purpose I/O port
	TIOB5_0	-		Base timer ch.5 TIOB input pin (0)
23	P027	-	P	General-purpose I/O port
	TIOA4_1	-		Base timer ch.4 TIOA output pin (1)
	TIOB6_0	-		Base timer ch.6 TIOB input pin (0)
	INT1_1	-		INT1 external interrupt input pin (1)
	TEXT0_1	-		Free-run timer 0 clock input pin (1)
24	P028	-	P	General-purpose I/O port
	SIN1_0	-		Multi-function serial ch.1 serial data input pin (0)
	TIOB7_0	-		Base timer ch.7 TIOB input pin (0)
	INT4_0	-		INT4 external interrupt input pin (0)
	OUT0_1	-		Output compare ch.0 output pin (1)
25	P029	-	A	General-purpose I/O port
	SOT1_0	-		Multi-function serial ch.1 serial data output pin (0)
	SDA1_0	-		I ² C bus ch.1 serial data I/O pin
	AN0	-		ADC analog 0 input pin
	OUT1_1	-		Output compare ch.1 output pin (1)
26	P030	-	P	General-purpose I/O port
	OUT2_1	-		Output compare ch.2 output pin (1)
27	P031	-	A	General-purpose I/O port
	SCS1_0	-		Multi-function serial ch.1 serial chip select I/O pin (0)
	AN1	-		ADC analog 1 input pin
	OUT3_1	-		Output compare ch.3 output pin (1)
28	P100	-	A	General-purpose I/O port
	SCK1_0	-		Multi-function serial ch.1 clock I/O pin (0)
	SCL1_0	-		I ² C bus ch.1 serial clock I/O pin
	AN2	-		ADC analog 2 input pin
	OUT4_1	-		Output compare ch.4 output pin (1)
29	P101	-	A	General-purpose I/O port
	AN3	-		ADC analog 3 input pin
	OUT5_1	-		Output compare ch.5 output pin (1)
30	P103	-	A	General-purpose I/O port
	AN5	-		ADC analog 5 input pin
	OUT6_1	-		Output compare ch.6 output pin (1)
31	P105	-	P	General-purpose I/O port
	TIOA9_0	-		Base timer ch.9 TIOA I/O pin (0)
	OUT7_1	-		Output compare ch.7 output pin (1)
32	P106	-	P	General-purpose I/O port
	OUT8_1	-		Output compare ch.8 output pin (1)
33	P107	-	P	General-purpose I/O port
	TIOA10_0	-		Base timer ch.10 TIOA output pin (0)
	INT2_1	-		INT2 external interrupt input pin (1)
	OUT9_1	-		Output compare ch.9 output pin (1)

Pin No. S6J311xHAC	Pin Name	Polarity	I/O Circuit Type	Function
34	P108	-	A	General-purpose I/O port
	AN6	-		ADC analog 6 input pin
	TIOA11_0	-		Base timer ch.11 TIOA I/O pin (0)
	INT3_1	-		INT3 external interrupt input pin (1)
	OUT10_1	-		Output compare ch.10 output pin (1)
35	P109	-	P	General-purpose I/O port
	TIOA12_0	-		Base timer ch.12 TIOA output pin (0)
	OUT11_1	-		Output compare ch.11 output pin (1)
39	P112	-	A	General-purpose I/O port
	AN9	-		ADC analog 9 input pin
	TIOA13_0	-		Base timer ch.13 TIOA I/O pin (0)
40	P113	-	P	General-purpose I/O port
	TIOA5_1	-		Base timer ch.5 TIOA I/O pin (1)
41	P114	-	A	General-purpose I/O port
	AN10	-		ADC analog 10 input pin
	TIOA6_1	-		Base timer ch.6 TIOA output pin (1)
45	P115	-	P	General-purpose I/O port
46	P117	-	A	General-purpose I/O port
	AN12	-		ADC analog 12 input pin
	INT4_1	-		INT4 external interrupt input pin (1)
47	P118	-	A	General-purpose I/O port
	AN13	-		ADC analog 13 input pin
	INT5_1	-		INT5 external interrupt input pin (1)
48	P119	-	A	General-purpose I/O port
	AN14	-		ADC analog 14 input pin
49	P120	-	A	General-purpose I/O port
	AN15	-		ADC analog 15 input pin
50	P122	-	A	General-purpose I/O port
	AN17	-		ADC analog 17 input pin
	TIOA11_1	-		Base timer ch.11 TIOA I/O pin (1)
51	P123	-	A	General-purpose I/O port
	AN18	-		ADC analog 18 input pin
	TIOA12_1	-		Base timer ch.12 TIOA output pin (1)
52	P126	-	A	General-purpose I/O port
	AN19	-		ADC analog 19 input pin
53	P127	-	A	General-purpose I/O port
	AN20	-		ADC analog 20 input pin
	TEXT1_1	-		Free-run timer 1 clock input pin (1)
54	P128	-	A	General-purpose I/O port
	AN21	-		ADC analog 21 input pin
	TEXT2_1	-		Free-run timer 2 clock input pin (1)
55	P129	-	A	General-purpose I/O port
	IN6_1	-		Input capture ch.6 input pin (1)
	AN22	-		ADC analog 22 input pin
56	P130	-	A	General-purpose I/O port
	IN7_1	-		Input capture ch.7 input pin (1)
	AN23	-		ADC analog 23 input pin
	INT5_0	-		INT5 external interrupt input pin (0)
57	P131	-	A	General-purpose I/O port
	IN8_1	-		Input capture ch.8 input pin (1)
	AN24	-		ADC analog 24 input pin
58	P202	-	P	General-purpose I/O port
	IN9_1	-		Input capture ch.9 input pin (1)
	INT6_1	-		INT6 external interrupt input pin (1)
59	P203	-	P	General-purpose I/O port
	IN10_1	-		Input capture ch.10 input pin (1)

Pin No. S6J311xHAC	Pin Name	Polarity	I/O Circuit Type	Function
60	P204 IN11_1 AN27	- - -	A	General-purpose I/O port Input capture ch.11 input pin (1) ADC analog 27 input pin
61	P205 AN28 TEXT3_1	- - -	A	General-purpose I/O port ADC analog 28 input pin Free-run timer 3 clock input pin (1)
62	P206 AN29 TEXT4_1	- - -	A	General-purpose I/O port ADC analog 29 input pin Free-run timer 4 clock input pin (1)
63	P207 AN30 INT7_1 TEXT5_1	- - - -	A	General-purpose I/O port ADC analog 30 input pin INT7 external interrupt input pin (1) Free-run timer 5 clock input pin (1)
64	P208 AN31 TIOA19_0	- - -	A	General-purpose I/O port ADC analog 31 input pin Base timer ch.19 TIOA I/O pin (0)
65	P209 AN32 TIOA20_0	- - -	A	General-purpose I/O port ADC analog 32 input pin Base timer ch.20 TIOA output pin (0)
66	P210 IN0_2 AN33 TIOA21_0 INT6_0	- - - - -	A	General-purpose I/O port Input capture ch.0 input pin (2) ADC analog 33 input pin Base timer ch.21 TIOA I/O pin (0) INT6 external interrupt input pin (0)
67	P211 IN1_2 AN34 TIOA22_0	- - - -	A	General-purpose I/O port Input capture ch.1 input pin (2) ADC analog 34 input pin Base timer ch.22 TIOA output pin (0)
68	P212 IN2_2 AN35 TIOA13_1	- - - -	A	General-purpose I/O port Input capture ch.2 input pin (2) ADC analog 35 input pin Base timer ch.13 TIOA I/O pin (1)
69	P213 IN3_2 TIOA14_1 INT8_1	- - - -	P	General-purpose I/O port Input capture ch.3 input pin (2) Base timer ch.14 TIOA output pin (1) INT8 external interrupt input pin (1)
70	P214 IN4_2 TIOA15_1	- - -	P	General-purpose I/O port Input capture ch.4 input pin (2) Base timer ch.15 TIOA I/O pin (1)
71	P215 IN5_2 TIOA16_1 INT9_1	- - - -	P	General-purpose I/O port Input capture ch.5 input pin (2) Base timer ch.16 TIOA output pin (1) INT9 external interrupt input pin (1)
74	P218 AN36 TEXT2_0	- - -	A	General-purpose I/O port ADC analog 36 input pin Free-run timer 2 clock input pin (0)
75	P219 AN37 TEXT3_0	- - -	A	General-purpose I/O port ADC analog 37 input pin Free-run timer 3 clock input pin (0)
76	P220 IN6_2 AN38	- - -	A	General-purpose I/O port Input capture ch.6 input pin (2) ADC analog 38 input pin
77	P222 IN7_2 AN39 INT7_0	- - - -	A	General-purpose I/O port Input capture ch.7 input pin (2) ADC analog 39 input pin INT7 external interrupt input pin (0)

Pin No. S6J311xHAC	Pin Name	Polarity	I/O Circuit Type	Function
78	P223 IN8_2 AN40 PWU_AN0	- - - -	A	General-purpose I/O port Input capture ch.8 input pin (2) ADC analog 40 input pin Partial wakeup ADC analog 0 input pin
79	P224 IN9_2 TX0_2 AN41 PWU_AN1	- - - - -	A	General-purpose I/O port Input capture ch.9 input pin (2) CAN transmission data 0 output pin (2) ADC analog 41 input pin Partial wakeup ADC analog 1 input pin
80	P225 IN10_2 RX0_2 AN42 PWU_AN2 INT0_0	- - - - - -	A	General-purpose I/O port Input capture ch.10 input pin (2) CAN reception data 0 input pin (2) ADC analog 42 input pin Partial wakeup ADC analog 2 input pin INT0 external interrupt input pin (0)
81	P226 IN11_2 AN43 PWU_AN3 TIOA17_1	- - - - -	A	General-purpose I/O port Input capture ch.11 input pin (2) ADC analog 43 input pin Partial wakeup ADC analog 3 input pin Base timer ch.17 TIOA I/O pin (1)
85	P227 AN44 PWU_AN4 TIOA23_0	- - - -	A	General-purpose I/O port ADC analog 44 input pin Partial wakeup ADC analog 4 input pin Base timer ch.23 TIOA I/O pin (0)
86	P228 TX0_1 AN45 PWU_AN5 TIOA24_0	- - - - -	A	General-purpose I/O port CAN transmission data 0 output pin (1) ADC analog 45 input pin Partial wakeup ADC analog 5 input pin Base timer ch.24 TIOA output pin (0)
87	P229 RX0_1 AN46 PWU_AN6 TIOA25_0 INT8_0 OUT0_0	- - - - - - -	A	General-purpose I/O port CAN reception data 0 input pin (1) ADC analog 46 input pin Partial wakeup ADC analog 6 input pin Base timer ch.25 TIOA I/O pin (0) INT8 external interrupt input pin (0) Output compare ch.0 output pin (0)
88	P230 AN47 PWU_AN7 TIOA26_0 OUT1_0	- - - - -	A	General-purpose I/O port ADC analog 47 input pin Partial wakeup ADC analog 7 input pin Base timer ch.26 TIOA output pin (0) Output compare ch.1 output pin (0)
89	P231 AN48 TIOA27_0 OUT2_0	- - - -	A	General-purpose I/O port ADC analog 48 input pin Base timer ch.27 TIOA I/O pin (0) Output compare ch.2 output pin (0)
90	P300 AN49 TIOA28_0 OUT3_0	- - - -	A	General-purpose I/O port ADC analog 49 input pin Base timer ch.28 TIOA output pin (0) Output compare ch.3 output pin (0)
91	P301 AN50 TIOA18_1 OUT4_0	- - - -	A	General-purpose I/O port ADC analog 50 input pin Base timer ch.18 TIOA output pin (1) Output compare ch.4 output pin (0)
92	P302 AN51 TIOA19_1	- - -	A	General-purpose I/O port ADC analog 51 input pin Base timer ch.19 TIOA I/O pin (1)





Pin No. S6J311xHAC	Pin Name	Polarity	I/O Circuit Type	Function
93	P304 AN52 TIOA20_1 TEXT4_0	- - - -	A	General-purpose I/O port ADC analog 52 input pin Base timer ch.20 TIOA output pin (1) Free-run timer 4 clock input pin (0)
94	P305 AN53 TIOA29_0 TEXT5_0	- - - -	A	General-purpose I/O port ADC analog 53 input pin Base timer ch.29 TIOA I/O pin (0) Free-run timer 5 clock input pin (0)
95	NMIX	N	F	Non-maskable interrupt input pin
96	P306 TX0_0 AN54	- - -	A	General-purpose I/O port CAN transmission data 0 output pin (0) ADC analog 54 input pin
97	P307 RX0_0 AN55 INT1_0	- - - -	A	General-purpose I/O port CAN reception data 0 input pin (0) ADC analog 55 input pin INT1 external interrupt input pin (0)
98	P308 IN0_1 AN56 TIOA28_1	- - - -	A	General-purpose I/O port Input capture ch.0 input pin (1) ADC analog 56 input pin Base timer ch.28 TIOA output pin (1)
99	P309 IN1_1 AN57 TIOA29_1	- - - -	A	General-purpose I/O port Input capture ch.1 input pin (1) ADC analog 57 input pin Base timer ch.29 TIOA I/O pin (1)
100	P312 IN2_1 AN58	- - -	A	General-purpose I/O port Input capture ch.2 input pin (1) ADC analog 58 input pin
101	P313 IN3_1 AN59 INT10_1	- - - -	A	General-purpose I/O port Input capture ch.3 input pin (1) ADC analog 59 input pin INT10 external interrupt input pin (1)
102	P314 IN4_1 AN60 TIOA7_1	- - - -	A	General-purpose I/O port Input capture ch.4 input pin (1) ADC analog 60 input pin Base timer ch.7 TIOA I/O pin (1)
103	P315 IN5_1 AN61 TIOA8_1	- - - -	A	General-purpose I/O port Input capture ch.5 input pin (1) ADC analog 61 input pin Base timer ch.8 TIOA output pin (1)
104	P317 AN62 TIOA9_1 INT11_1	- - - -	A	General-purpose I/O port ADC analog 62 input pin Base timer ch.9 TIOA I/O pin (1) INT11 external interrupt input pin (1)
107	P321 PWUTRG	-	R	General-purpose output port Partial wakeup trigger output pin
110	TRST P322	N -	J	JTAG test reset input pin General-purpose output port
111	TDO P323	- -	I	JTAG test data output pin General-purpose output port
112	TDI P324	- -	D	JTAG test data input pin General-purpose output port
113	TMS	-	E	JTAG test mode state input pin
114	TCK	-	E	JTAG test clock input pin
115	P327	-	P	General-purpose I/O port
116	P330	-	P	General-purpose I/O port







Pin No. S6J311xHAC	Pin Name	Polarity	I/O Circuit Type	Function
117	MD	-	C	Mode pin
118	X0	-	G	Main clock oscillation input pin
119	X1	-	G	Main clock oscillation output pin
121	P331	-	P	General-purpose I/O port
122	P400	-	P	General-purpose I/O port
123	RSTX	N	F	External reset input pin
127	P401 IN0_0	- -	Q	General-purpose I/O port Input capture ch.0 input pin (0)
128	P402 IN1_0 INT2_0	- - -	Q	General-purpose I/O port Input capture ch.1 input pin (0) INT2 external interrupt input pin (0)
129	P403 IN2_0 TRACEDATA0	- - -	Q	General-purpose I/O port Input capture ch.2 input pin (0) Trace data 0 output pin
130	P404 IN3_0 TRACEDATA1	- - -	Q	General-purpose I/O port Input capture ch.3 input pin (0) Trace data 1 output pin
131	P405 IN4_0 INT11_0 TRACEDATA2	- - - -	Q	General-purpose I/O port Input capture ch.4 input pin (0) INT11 external interrupt input pin (0) Trace data 2 output pin
132	P406 TRACEDATA3	- -	Q	General-purpose I/O port Trace data 3 output pin
133	P407 TRACEDATA4	- -	Q	General-purpose I/O port Trace data 4 output pin
134	P408 SIN2_0 INT12_0 TRACEDATA5	- - - -	Q	General-purpose I/O port Multi-function serial ch.2 serial data input pin (0) INT12 external interrupt input pin (0) Trace data 5 output pin
135	P409 SOT2_0 SDA2_0 TIOA24_1 TRACEDATA6	- - - - -	Q	General-purpose I/O port Multi-function serial ch.2 serial data output pin (0) I ² C bus ch.2 serial data I/O pin Base timer ch.24 TIOA output pin (1) Trace data 6 output pin
136	P411 SCK2_0 SCL2_0 INT13_1 TRACEDATA7	- - - - -	Q	General-purpose I/O port Multi-function serial ch.2 clock I/O pin (0) I ² C bus ch.2 serial clock I/O pin INT13 external interrupt input pin (1) Trace data 7 output pin
137	P413 SCS20_0 INT14_1	- - -	Q	General-purpose I/O port Multi-function serial ch.2 serial chip select 0 I/O pin (0) INT14 external interrupt input pin (1)
138	P414 SCS21_0	- -	Q	General-purpose I/O port Multi-function serial ch.2 serial chip select 1 output pin (0)
139	P416 IN5_0 TIOA22_1	- - -	Q	General-purpose I/O port Input capture ch.5 input pin (0) Base timer ch.22 TIOA output pin (1)
140	P417 TIOA23_1 INT15_1	- - -	Q	General-purpose I/O port Base timer ch.23 TIOA I/O pin (1) INT15 external interrupt input pin (1)
141	P418 SCS22_0 INT14_0	- - -	Q	General-purpose I/O port Multi-function serial ch.2 serial chip select 2 output pin (0) INT14 external interrupt input pin (0)



Pin No. S6J311xHAC	Pin Name	Polarity	I/O Circuit Type	Function
142	P420 SCK2_1 TRACECLK	- - -	Q	General-purpose I/O port Multi-function serial ch.2 clock I/O pin (1) Trace clock
143	P421 SIN2_1 TRACECTL	- - -	Q	General-purpose I/O port Multi-function serial ch.2 serial data input pin (1) Trace control
42	AVCC0	-	-	Analog power supply pin for AD converter unit 0
84	AVCC1	-	-	Analog power supply pin for AD converter unit 1
43	AVRH0	-	-	Upper-limit reference voltage pin for AD converter unit 0
83	AVRH1	-	-	Upper-limit reference voltage pin for AD converter unit 1
44	AVSS0 AVRL0	- -	-	GND pin for AD converter unit 0 Lower-limit reference voltage pin for AD converter unit 0
82	AVSS1 AVRL1	- -	-	GND pin for AD converter unit 1 Lower-limit reference voltage pin for AD converter unit 1
38 126	C	-	-	External capacity connection output pin
36 72 105 109 124 144	VCC	-	-	Power supply pin
1 37 73 106 108 120 125	VSS	-	-	GND

4. I/O Circuit Types

This section explains I/O circuit types.

Type	Circuit	Overview
A		<p>General-purpose I/O port with analog input Output of 1 mA or 2 mA selectable 50 kΩ with pull-up resistor control 50 kΩ with pull-down resistor control CMOS hysteresis input</p>
B		<p>General-purpose I/O port with analog input Output of 1 mA or 2 mA selectable 50 kΩ with pull-up resistor control 50 kΩ with pull-down resistor control Automotive/CMOS hysteresis input selectable</p>
C		<p>Mode input CMOS hysteresis input</p>
D		<p>JTAG General-purpose output port Output of 2 mA 50 kΩ with pull-up resistor control TTL input</p>

Type	Circuit	Overview
E		<p>JTAG 50 kΩ with pull-up resistor control TTL input</p>
F		<p>CMOS hysteresis input 50 kΩ with pull-up resistor</p>
G		<p>Main oscillation I/O</p>
I		<p>JTAG Output of 2 mA</p>
J		<p>JTAG General-purpose output port Output of 2 mA 50 kΩ with pull-down resistor control TTL input</p>
P		<p>General-purpose I/O port Output of 1 mA or 2 mA selectable 50 kΩ with pull-up resistor control 50 kΩ with pull-down resistor control CMOS hysteresis input</p>

Type	Circuit	Overview
Q	 <p> Pull-up control Digital output Digital output Pull-down control Automotive/ CMOS input PSS control </p>	<p> General-purpose I/O port Output of 1 mA or 2 mA selectable 50 kΩ with pull-up resistor control 50 kΩ with pull-down resistor control Automotive/CMOS hysteresis input selectable </p>
R	 <p> Digital output Digital output </p>	<p>Output of 2 mA</p>

5. Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Cypress semiconductor devices.

5.1 Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device.

Therefore, avoid this type of connection.

Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNP junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

1. Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.

⦿ Be sure that abnormal current flows do not occur during the power-on sequence.

Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Precautions Related to Usage of Devices

Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

5.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Cypress recommended conditions. For detailed information about mount conditions, contact your sales representative.

Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Cypress recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Cypress ranking of recommended conditions.

Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

1. Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product.
Store products in locations where temperature changes are slight.
2. Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5 °C and 30 °C.
When you open Dry Package that recommends humidity 40% to 70% relative humidity.
3. When necessary, Cypress packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
4. Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Cypress recommended conditions for baking.

Condition: 125 °C/24 h

Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

1. Maintain relative humidity in the working environment between 40% and 70%.
Use of an apparatus for ion generation may be needed to remove electricity.
2. Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
3. Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 MΩ).
Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
4. Ground all fixtures and instruments, or protect with anti-static measures.
5. Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

5.3 Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

1. Humidity
Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.
2. Discharge of Static Electricity
When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.
3. Corrosive Gases, Dust, or Oil
Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.
4. Radiation, Including Cosmic Radiation
Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.
5. Smoke, Flame
CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Cypress products in other special environmental conditions should consult with sales representatives.

6. Handling Devices

For Latch-up Prevention

The latch-up phenomenon may occur on a CMOS IC in the following cases: the voltage applied to an input or output pin is higher than V_{CC} or lower than V_{SS} ; or the voltage applied between a V_{CC} pin and a V_{SS} pin exceeds the rating. A latch-up causes a rapid increase in the power supply current, possibly resulting in thermal damage to an element. When using the device, take sufficient care not to exceed the maximum rating.

Also be careful that analog power supplies ($AVCC0$, $AVCC1$, $AVRH0$, and $AVRH1$) and analog inputs do not exceed the digital power supply (V_{CC}) at the analog system power-on and power-off times.

The power-on sequence is as follows. Simultaneously turn on the digital supply voltage (V_{CC}) and analog supply voltages ($AVCC0$, $AVCC1$, $AVRH0$, and $AVRH1$), or turn on the digital supply voltage (V_{CC}) and then the analog supply voltages ($AVCC0$, $AVCC1$, $AVRH0$, and $AVRH1$).

About Handling Unused Pins


Leaving unused input pins open may cause permanent damage from a malfunction or latch-up. Take measures for unused pins, such as pulling up or pulling down the voltage with resistors of 2 kilohms or higher.

If there are any unused input/output pins, set them to the output state and then open them, or set them to the input state and handle them in the same way as input pins.

About Power Supply Pins

If the device has multiple V_{CC} and V_{SS} pins, the device is designed in such a way that the pins that should be at the same potential are connected to each other inside the device to prevent malfunctions such as latch-up. However, to reduce unwanted emissions, prevent malfunctions of strobe signals caused by an increase of the ground level, and observe standards on total output current, be sure to connect all the V_{CC} and V_{SS} pins to the power source and ground externally. Also handle all the V_{SS} power supply pins in this way as shown in the following diagram. If there are multiple V_{CC} or V_{SS} systems, the device does not operate normally even within the guaranteed operating range.

Figure 6-1. Pin Assignment



In addition, consider connecting with low impedance from the power supply source to the V_{CC} and V_{SS} of this device.

In the area close to this device, a ceramic capacitor having the capacitance larger than the capacitor of C pin is recommended to use as a bypass capacitor between the V_{CC} pin and the V_{SS} pin.

About the Crystal Oscillation Circuit

Noise entering the $X0$ or $X1$ pin may cause a malfunction. Design the printed circuit board in such a way that the $X0$ and $X1$ pins, the crystal oscillator (or ceramic resonator), and a bypass capacitor to ground are located very close to the device.

We recommend that the printed circuit board artwork have the $X0$ and $X1$ pins enclosed by ground.

About the Mode Pin (MD)

Use mode pin MD by directly connecting it to a VCC or VSS pin. To prevent noise from causing the device to accidentally enter test mode, reduce the pattern length between each mode pin and a VCC or VSS pin on the printed circuit board, and connect them with low impedance.

About the Power-on Time

To prevent a malfunction of the voltage step-down circuit built in the device, the voltage rising must be monotonic during power-on.

Point to Note during PLL Clock Operation

While a PLL clock is selected, if the oscillator breaks off or input stops, the PLL clock may continue operating with the free running frequency of the internal self-oscillator circuit. This operation is outside of the guaranteed range.

Power Supply Pin Processing of an A/D Converter

Even when no A/D converter is used, establish a connection such that $AVCC = AVRH = VCC$ and $AVSS/AVRL = VSS$.

Points to Note about Using External Clocks

External clocks are not supported.

External direct clock input cannot be used.

Power-on Sequence of the Power Supply Analog Inputs of an A/D Converter

Be sure to turn on the digital power supply (VCC) before the application of the power supplies (AVCC, AVRH, and AVRL) and analog inputs (AN0 to AN3, AN5, AN6, AN9, AN10, AN12 to AN15, AN17 to AN24, and AN27 to AN62) of an A/D converter.

At the power-off time, turn off the power supplies and analog inputs of the A/D converter, and then turn off the digital power supply (VCC). Perform these power-on and power-off operations without AVRH exceeding AVCC. Even when using a pin shared with an analog input as an input port, do not allow the input voltage to exceed AVCC. (Turning on or off the analog supply voltage and digital supply voltage simultaneously is not a problem.)

About C Pin Processing

This device has a built-in voltage step-down circuit. Be sure to connect a capacitor to the C pin (pin 126 in S6J311xHAC* specifications) for internal stabilization of the device. For the standard values, see "Recommended operating conditions" in the latest data sheet.

*x: A/9

Precautions on Designing a Mounting Substrate

Measures against heat generation from the package must be taken for the mounting substrate to observe the absolute maximum rating (operating temperature). Design a mounting substrate with 4 or more layers. Connect the back of the package stage and the substrate pad with solder paste. Arrange thermal via holes on the substrate pad. For detailed information about mount conditions, contact your sales representative.

Notes on Writing to a Register Containing a Status Flag

In writing to a register containing a status flag (particularly an interrupt request flag, etc.) to control a function, it is important to take care not to accidentally clear the status flag.

Therefore, before the write operation, configure the status bit such that the flag is not cleared, and then set the control bit to the desired value.

Especially for control bits configured as a set of multiple bits, bit instructions cannot be used (bit instructions have only 1-bit access). In such cases, byte, half-word, or word access is used to write to the control bits and a status flag simultaneously. However, at this time, be careful not to accidentally clear bits other than the intended ones (the status flag bit in this case).


Note: Bit instructions take this point into account for registers that support bit-band units, so it does not need to be a concern. You need to take care when using bit instructions for registers that do not support bit-band units.

7. Block Diagram

This section provides block diagrams of the S6J3110 series.

Figure 7-1. S6J311xHAC* Block Diagram

* x: A/9



8. Memory Map

This section explains the memory map.

Figure 8-1. Memory Map (S6J311AHAC/9HAC)

*z:A

Address		group	S6J311AHzC*	S6J3119HzC*
START	END		part	part
0x0000_0000	0x0000_7FFF	Internal area for CR5 Complex	TCRAM (Main 64KByte)	TCRAM (Main 48KByte)
0x0000_8000	0x0000_BFFF		Reserved	Reserved
0x0000_C000	0x0000_FFFF		Reserved	Reserved
0x0001_0000	0x007F_FFFF		TCM_FLASH (Small Sector 8KByte×8)	TCM_FLASH (Small Sector 8KByte×8)
0x0080_0000	0x009E_FFFF		TCM_FLASH (Code 1MByte)	TCM_FLASH (Code 768KByte)
0x009F_0000	0x009F_FFFF		Reserved	Reserved
0x00A0_0000	0x00A7_FFFF		Reserved	Reserved
0x00A8_0000	0x00AB_FFFF		Reserved	Reserved
0x00AC_0000	0x00AF_FFFF		Reserved	Reserved
0x00B0_0000	0x00DF_FFFF		Reserved	Reserved
0x00E0_0000	0x00FF_FFFF		Reserved	Reserved
0x0100_0000	0x019E_FFFF		AXI_FLASH_MEMORY (Small Sector 8KByte×8 *Mirror)	AXI_FLASH_MEMORY (Small Sector 8KByte×8 *Mirror)
0x019F_0000	0x019F_FFFF		AXI_FLASH_MEMORY (Code 1MByte *Mirror)	AXI_FLASH_MEMORY (Code 768KByte *Mirror)
0x01A0_0000	0x01A7_FFFF		Reserved	Reserved
0x01A8_0000	0x01AB_FFFF		Reserved	Reserved
0x01AC_0000	0x01AF_FFFF		Reserved	Reserved
0x01B0_0000	0x01DF_FFFF		Reserved	Reserved
0x01E0_0000	0x01FF_FFFF		Reserved	Reserved
0x0200_0000	0x0200_3FFF		SYSTEM SRAM (16KByte)	SYSTEM SRAM (16KByte)
0x0200_4000	0x0203_FFFF	Reserved	Reserved	
0x0204_0000	0x027F_FFFF	Reserved	Reserved	
0x0280_0000	0x0280_002F	Exclusive Access Memory	Exclusive Access Memory	
0x0280_0030	0x03FF_FFFF	Reserved	Reserved	
0x0400_0000	0x05FF_FFFF	AXI_SLAVE_CORE0	AXI_SLAVE_CORE0	
0x0600_0000	0x06FF_FFFF	Reserved	Reserved	
0x0E00_0000	0x0E00_BFFF	Shared Flash and memory area	WORK_FLASH (48KByte mirror area 1)	WORK_FLASH (48KByte mirror area 1)
0x0E00_C000	0x0E01_BFFF		Reserved	Reserved
0x0E01_C000	0x0E0F_FFFF		Reserved	Reserved
0x0E10_0000	0x0E1F_FFFF		Reserved	Reserved
0x0E20_0000	0x0E20_BFFF		WORK_FLASH (48KByte mirror area 3)	WORK_FLASH (48KByte mirror area 3)
0x0E20_C000	0x0E21_BFFF		Reserved	Reserved
0x0E21_C000	0x0E2F_FFFF		Reserved	Reserved
0x0E30_0000	0x0E30_BFFF		WORK_FLASH (48KByte mirror area 4)	WORK_FLASH (48KByte mirror area 4)
0x0E30_C000	0x0E31_BFFF		Reserved	Reserved
0x0E31_C000	0x0E3F_FFFF		Reserved	Reserved
0x0E40_0000	0x0E7F_FFFF		Reserved	Reserved
0x0E80_0000	0x0E80_1FFF		Backup RAM 8KByte	Backup RAM 8KByte
0x0E80_2000	0x0E80_FFFF		Reserved	Reserved
0x0E81_0000	0x0E87_FFFF		Reserved	Reserved
0x0E88_0000	0x0FFF_FFFF	Reserved	Reserved	
0x1000_0000		Reserved	Reserved	
0xB000_0000	0xB483_FFFF	Peri area	Peri_area	Peri_area
0xB484_0000	0xB484_FFFF		Peri_area	Peri_area
0xB485_0000			Peri_area	Peri_area
			Peri_area	Peri_area
0xB800_0000	0xB7FF_FFFF	Reserved	Reserved	Reserved
	0xFFFF_DFFF		Reserved	Reserved
0xFFFF_E000	0xFFFF_FFFF	ERRCFG	ERRCFG	
0xFFFF_0000	0xFFFF_3FFF	BootROM	BootROM	
0xFFFF_4000	0xFFFF_FFFF	Reserved	Reserved	

Only the CPU core can access 0000_0000 ~ 01FF_FFFF. Bus masters other than the CPU core cannot access the region.

Internal area of CR5 complex (0000_0000 ~ 01FF_FFFF) is mapped to AXI_SLAVE_CORE0. All bus masters can access to internal area of CR5 complex via AXI_SLAVE_CORE0.

In each of the following memory area combinations, the areas are physically the same memory area.

- 1. TCM FLASH (0x00A0_0000 -) and AXI FLASH MEMORY (0x01A0_0000 -)
- %◦ TCM FLASH Small Sector (0x009F_0000 -) and AXI FLASH MEMORY Small Sector (0x019F_0000 -)
- %◦ WORKFLASH (0x0E00_0000 -), WORKFLASH (0x0E20_0000 -), and WORKFLASH (0x0E30_0000 -)

The ECC movement in TCM port is based on ECC setting inside the CPU.

■ The differences between the TCM FLASH and AXI FLASH include the following.

Function	TCM FLASH	AXI FLASH
High-speed Access Using Dedicated Bus	Applicable	Not applicable
Write and Erase	Not applicable (Read-only)	Applicable
Read	Applicable	Applicable

■ The differences between WORKFLASH areas include the following.

Area	Function
WORKFLASH Area 1	Used in write operation (with ECC)
WORKFLASH Area 3	Used in write operation (without ECC)
WORKFLASH Area 4	Used in read operation

■ Terms are as follows.

Term	Description
TCM RAM	Main RAM
TCM FLASH	Program FLASH (TCM area)
AXI FLASH	Program FLASH (AXI area) This is physically the same as the TCM FLASH.
SYSTEM RAM	System RAM
AXI SLAVE CORE	AXI CPU control area
WORKFLASH	FLASH for work
BACKUP RAM	Backup RAM
Peri area	Entire area for peripheral functions
APPS#5	Part of area for peripheral functions
ERRCFG	Error configuration area
BootROM	ROM for reset boot

S6J311xHAC* Peripheral Map

* x: A/9

START Address	END Address	Group	Function	PPU No
B000 0000	B010 7FFF		Reserved	-
B010 8000	B010 80FF	SystemSRAM	SystemSRAM registers	-
B010 8100	B02F FFFF		Reserved	-
B030 0000	B030 7FFF	SYSC1	System Controller #1	-
B030 8000	B03F FFFF	SYSC1	SWDT	-
B040 0000	B040 7FFF	MEMORY CONFIG GROUP	IRC0	21
B040 8000	B040 FFFF	MEMORY CONFIG GROUP	TPU0	19
B041 0000	B041 0FFF	MEMORY CONFIG GROUP	TCRAM Control Status Register	16
B041 1000	B041 1FFF	MEMORY CONFIG GROUP	TCFlash Control Status Register	17
B041 2000	B041 20FF	MEMORY CONFIG GROUP	WFlash Control Status Register	18
B041 2100	B04F FFFF		Reserved	-
B050 0000	B05F FFFF		Reserved	-
B060 0000	B060 007F	MCU CONFIG GROUP	Protection register area	-
B060 0080	B060 00FF	MCU CONFIG GROUP	RUN profile register area	-
B060 0100	B060 017F	MCU CONFIG GROUP	PSS profile register area	-
B060 0180	B060 01FF	MCU CONFIG GROUP	APP profile register area	-
B060 0200	B060 027F	MCU CONFIG GROUP	STS profile register area	-
B060 0280	B060 02FF	MCU CONFIG GROUP	System register area	-
B060 0300	B060 037F	MCU CONFIG GROUP	CSV	-
B060 0380	B060 03FF	MCU CONFIG GROUP	RESET	-
B060 0400	B060 047F	MCU CONFIG GROUP	SCT(Fast CR)	34
B060 0480	B060 04FF	MCU CONFIG GROUP	SCT(Slow CR)	33
B060 0500	B060 05FF	MCU CONFIG GROUP	SCT(Main clock)	35
B060 0600	B060 067F	MCU CONFIG GROUP	Clock System	-
B060 0680	B060 06FF	MCU CONFIG GROUP	Special register area	-
B060 0700	B060 07FF	MCU CONFIG GROUP	Debug register area	-
B060 0800	B060 BFFF	MCU CONFIG GROUP	Mode	-
B060 C000	B060 FFFF	MCU CONFIG GROUP	HWDT	-
B061 0000	B061 7FFF		Reserved	-
B061 8000	B061 FFFF	MCU CONFIG GROUP	RTC	32
B062 0000	B063 FFFF	MCU CONFIG GROUP	EIC	-
B064 0000	B065 FFFF		Reserved	-
B066 0000	B067 FFFF		Reserved	-
B068 0000	B068 7FFF	MCU CONFIG GROUP	BURAMIF	-
B068 8000	B068 83FF	MCU CONFIG GROUP	EICU	37
B068 8400	B068 87FF	MCU CONFIG GROUP	CR Calibration	38
B068 8800	B068 8BFF	MCU CONFIG GROUP	IRQ all	42
B068 8C00	B068 FFFF	MCU CONFIG GROUP	CAN Prescaler	43
B069 0000	B06F FFFF		Reserved	-
B070 0000	B07F FFFF		Reserved	-
B080 0000	B0FF FFFF	Bit RMW alias	Bit RMW alias for MCU config Gr (Covers B060 0000 -- B06F FFFF)	-
B100 0000	B10F FFFF	Bit RMW alias	Bit RMW alias for SYSC1 (Covers B030 0000 -- B031 FFFF)	-
B110 0000	B11F FFFF	Bit RMW alias	Bit RMW alias for MEMC (Covers B040 0000 -- B041 FFFF)	-
B120 0000	B1FF FFFF		Reserved	-
B200 0000	B20F FFFF	SHE	SHE configuration registers	63
B210 0000	B46F FFFF		Reserved	-
B470 0000	B470 3FFF	CommonPERI #2	DMAC #0 registers	64
B470 4000	B470 FFFF		Reserved	-
B471 0000	B471 0FFF	CommonPERI #2	MPU for DMAC#0	66
B471 1000	B471 3FFF		Reserved	-
B471 4000	B471 4FFF	CommonPERI #2	DMA Complex #0 registers (Additional registers, RLTs)	68
B471 5000	B471 7FFF		Reserved	-
B471 8000	B471 83FF	CommonPERI #2	CRC#0	70
B471 8400	B471 87FF	CommonPERI #2	CRC#1	71
B471 8800	B471 8BFF	CommonPERI #2	CRC#2	72
B471 8C00	B471 8FFF	CommonPERI #2	CRC#3	73
B471 9000	B473 7FFF		Reserved	-
B473 8000	B473 FFFF	CommonPERI #2	GPIO	74
B474 0000	B474 7FFF	CommonPERI #2	PPC	75
B474 8000	B474 FFFF	CommonPERI #2	RIC	76
B475 0000	B475 7FFF	CommonPERI #2	PPU	-
B475 8000	B478 FBFF		Reserved	-
B478 FC00	B478 FFFF		Reserved	-
B479 0000	B47F FFFF		Reserved	-

START Address	END Address	Group	Function	PPU No
B480_0000	B480_03FF	CommonPERI #0	M.F.Serial ch.0	176
B480_0400	B480_07FF	CommonPERI #0	M.F.Serial ch.1	177
B480_0800	B480_0BFF	CommonPERI #0	M.F.Serial ch.2	178
B480_0C00	B480_0FFF	CommonPERI #0	M.F.Serial ch.3	179
B480_1000	B480_7FFF		Reserved	-
B480_8000	B480_83FF	CommonPERI #0	BaseTimer ch.0	88
B480_8400	B480_87FF	CommonPERI #0	BaseTimer ch.1	89
B480_8800	B480_8BFF	CommonPERI #0	BaseTimer ch.2	90
B480_8C00	B480_8FFF	CommonPERI #0	BaseTimer ch.3	91
B480_9000	B480_93FF	CommonPERI #0	BaseTimer ch.4	92
B480_9400	B480_97FF	CommonPERI #0	BaseTimer ch.5	93
B480_9800	B480_9BFF	CommonPERI #0	BaseTimer ch.6	94
B480_9C00	B480_9FFF	CommonPERI #0	BaseTimer ch.7	95
B480_A000	B480_A3FF	CommonPERI #0	BaseTimer ch.8	96
B480_A400	B480_A7FF	CommonPERI #0	BaseTimer ch.9	97
B480_A800	B480_ABFF	CommonPERI #0	BaseTimer ch.10	98
B480_AC00	B480_AFFF	CommonPERI #0	BaseTimer ch.11	99
B480_B000	B481_FFFF		Reserved	-
B482_0000	B482_03FF	CommonPERI #0	FRT ch.0	208
B482_0400	B482_07FF	CommonPERI #0	FRT ch.1	209
B482_0800	B482_0BFF	CommonPERI #0	FRT ch.2	210
B482_0C00	B482_0FFF	CommonPERI #0	FRT ch.3	211
B482_1000	B482_13FF	CommonPERI #0	FRT ch.4	212
B482_1400	B482_17FF	CommonPERI #0	FRT ch.5	213
B482_1800	B482_7FFF		Reserved	-
B482_8000	B482_83FF	CommonPERI #0	ICU ch.0 / ch.1	224
B482_8400	B482_87FF	CommonPERI #0	ICU ch.2 / ch.3	225
B482_8800	B482_8BFF	CommonPERI #0	ICU ch.4 / ch.5	226
B482_8C00	B482_8FFF	CommonPERI #0	ICU ch.6 / ch.7	227
B482_9000	B482_93FF	CommonPERI #0	ICU ch.8 / ch.9	228
B482_9400	B482_97FF	CommonPERI #0	ICU ch.10 / ch.11	229
B482_9800	B482_FFFF		Reserved	-
B483_0000	B483_03FF	CommonPERI #0	OCU ch.0 / ch.1	240
B483_0400	B483_07FF	CommonPERI #0	OCU ch.2 / ch.3	241
B483_0800	B483_0BFF	CommonPERI #0	OCU ch.4 / ch.5	242
B483_0C00	B483_0FFF	CommonPERI #0	OCU ch.6 / ch.7	243
B483_1000	B483_13FF	CommonPERI #0	OCU ch.8 / ch.9	244
B483_1400	B483_17FF	CommonPERI #0	OCU ch.10 / ch.11	245
B483_1800	B483_FBFF		Reserved	-
B483_FC00	B483_FFFF		Reserved	-
B484_0000	B484_FFFF	APPS #5	APPS#5 area	-
B485_0000	B489_FFFF		Reserved	-
B48A_0000	B48B_0FFF		Reserved	-
B48B_1000	B48B_FBFF		Reserved	-
B48B_FC00	B48B_FFFF		Reserved	-
B48C_0000	B48F_FFFF		Reserved	-
B490_0000	B490_FFFF	CommonPERI #0	CAN FD ch.0	256
B491_0000	B4BF_FFFF		Reserved	-
B4C0_0000	B4FF_FFFF	Bit RMW alias	Bit RMW alias for CPER#0(Covers B490_0000 -- B497_FFFF)	-
B500_0000	B5FF_FFFF		Reserved	-
B600_0000	B6FF_FFFF		Reserved	-
B700_0000	B77F_FFFF	Bit RMW alias	Bit RMW alias for CPER#2 (Covers B470_0000 -- B47F_FFFF)	-
B780_0000	B7BF_FFFF	Bit RMW alias	Bit RMW alias for CPER#0 (Covers B480_0000 -- B487_FFFF)	-
B7C0_0000	B7FF_FFFF		Reserved	-
B800_0000	FFFE_DFFF		Reserved	-
FFFE_E000	FFFE_FBFC	Error Config	IRC	-
FFFE_FC00	FFFE_FFFF	Error Config	BootROM I/F	20

■ APPS#5 area

START Address	END Address	Group	Function	PPU No
B484_0000	B484_37FF		Reserved	-
B484_3800	B484_3BFF	APPS #5	BaseTimer ch.12	278
B484_3C00	B484_3FFF	APPS #5	BaseTimer ch.13	279
B484_4000	B484_43FF	APPS #5	BaseTimer ch.14	280
B484_4400	B484_47FF	APPS #5	BaseTimer ch.15	281
B484_4800	B484_4BFF	APPS #5	BaseTimer ch.16	282
B484_4C00	B484_4FFF	APPS #5	BaseTimer ch.17	283
B484_5000	B484_53FF	APPS #5	BaseTimer ch.18	284
B484_5400	B484_57FF	APPS #5	BaseTimer ch.19	285
B484_5800	B484_5BFF	APPS #5	BaseTimer ch.20	286
B484_5C00	B484_5FFF	APPS #5	BaseTimer ch.21	287
B484_6000	B484_63FF	APPS #5	BaseTimer ch.22	288
B484_6400	B484_67FF	APPS #5	BaseTimer ch.23	289
B484_6800	B484_6BFF	APPS #5	BaseTimer ch.24	290
B484_6C00	B484_6FFF	APPS #5	BaseTimer ch.25	291
B484_7000	B484_73FF	APPS #5	BaseTimer ch.26	292
B484_7400	B484_77FF	APPS #5	BaseTimer ch.27	293
B484_7800	B484_7BFF	APPS #5	BaseTimer ch.28	294
B484_7C00	B484_7FFF	APPS #5	BaseTimer ch.29	295
B484_8000	B484_83FF	APPS #5	A/D unit0	296
B484_8400	B484_87FF	APPS #5	A/D unit1 , Partial Wake Up	297
B484_8800	B484_8BFF	APPS #5	A/D analog input control	298
B484_8C00	B484_8FFF		Reserved	-
B484_9000	B484_93FF	APPS #5	Global Timer	300
B484_9400	B484_FFFF		Reserved	-

When MPU attribute of Cortex®-R5 is configured as "Normal", store buffer inside Cortex®-R5 can operate and write data can be merged. To avoid influence of this data merger, MPU attribute "Device" or "Strongly Ordered" should be used.

MPU attribute "Device" or "Strongly Ordered" must be used for areas below, to avoid this influence.

- Backup RAM area (BACKUP_RAM) [0E80_0000 ~ 0E87_FFFF]
- Peripheral area (Peri area) [B000_0000 ~ B7FF_FFFF]
- Error Config area (ERRCFG) [FFFE_E000 ~ FFFE_FFFF]

MPU attribute "Device" or "Strongly Ordered" is required for accesses to areas below, in particular situation.

- FLASH Memory (when writing commands)

SHE OFF product is prohibited to access SHE area (B200_0000 to B20F_FFFF)

9. Pin Status in CPU Status

Table 9-1. Pin State Table (1/2)

Pin No.	Pin Name	GPORTEN Control	External Reset Factor 1			External Reset Factor 2			External Reset Factor 3		Internal Reset Factor 2	Sleep mode	Stop mode *4		Timer mode *4				
			Internal reset issuance in progress	Internal reset issuance in progress	After internal reset issuance (Before GPORT setting)	While Generating External Factor	Internal reset issuance in progress	After Releasing External Factor	Internal reset issuance in progress	After internal reset issuance (Before GPORT setting)			Internal reset issuance in progress	After internal reset issuance (Before GPORT setting)	CPU Sleep	High impedance enabled (SYSIO, SPECIFGR, PSSPADCTRL=0)	High impedance enabled (SYSIO, SPECIFGR, PSSPADCTRL=1)	High impedance enabled (SYSIO, SPECIFGR, PSSPADCTRL=0)	High impedance enabled (SYSIO, SPECIFGR, PSSPADCTRL=1)
2	P000/SOT2_1																		
3	P001/SCS20_1																		
4	P003/SCS22_1																		
5	P005/IN6_0/SIN3_0																		
6	P006/SOT3_0/SDA3_0/IN7_0																		
7	P007/SCK3_0/SCL3_0/IN8_0																		
8	P008/IN9_0/SCS30_0/TIOA0_0																		
9	P009/IN10_0/TIOA1_0/INT0_1																		
10	P010/IN11_0/TIOA2_0																		
11	P012/OUT6_0/TIOA3_0																		
12	P013/OUT6_0/TIOA4_0																		
13	P015/OUT7_0/TIOA5_0																		
14	P016/OUT8_0/TIOA6_0																		
15	P017/OUT9_0/TIOA7_0																		
16	P018/OUT10_0/TIOA8_0																		
17	P019/OUT11_0/TIOB0_0/TEXT0_0																		
18	P020/SOT0_0/SDA0_0/TEXT1_0/TIOB1_0																		
19	P021/SCK0_0/SCL0_0/TIOB2_0																		
20	P022/SIN0_0/TIOB3_0/INT3_0																		
21	P023/SCS0_0/TIOB4_0																		
22	P024/TIOB5_0																		
23	P027/TIOA4_1/TIOB6_0/INT1_1/TEXT0_1																		
24	P028/OUT0_1/SIN1_0/TIOB7_0/INT4_0																		
25	P029/AN0/SOT1_0/SDA1_0/OUT1_1																		
26	P030/OUT2_1																		
27	P031/OUT3_1/SCS1_0/ANI																		
28	P100/AN2/SCK1_0/SCL1_0/OUT4_1																		
29	P101/OUT5_1/AN3																		
30	P103/OUT6_1/AN5																		
31	P105/OUT7_1/TIOA9_0																		
32	P106/OUT8_1																		
33	P107/OUT9_1/TIOA10_0/INT2_1																		
34	P108/OUT10_1/AN6/TIOA11_0/INT3_1																		
35	P109/OUT11_1/TIOA12_0																		
39	P112/AN9/TIOA13_0	With control	Hi-Z/ Input blocked		Hi-Z/ Last status retained	Hi-Z/ Input blocked	Hi-Z/ Input blocked	Hi-Z/ Input blocked	Hi-Z/ Input blocked	Status immediately before the shutdown retains	Last state retained	Last state retained (*3)	Hi-Z/ Input blocked	Hi-Z/ Input blocked (*1)	Last state retained (*3)	Hi-Z/ Input blocked			
40	P113/TIOA5_1																		
41	P114/AN10/TIOA6_1																		
45	P115																		
46	P117/AN12/INT4_1																		
47	P118/AN13/INT5_1																		
48	P119/AN14																		
49	P120/AN15																		
50	P122/AN17/TIOA11_1																		
51	P123/AN18/TIOA12_1																		
52	P126/AN19																		
53	P127/AN20/TEXT1_1																		
54	P128/AN21/TEXT2_1																		
55	P129/IN6_1/AN22																		
56	P130/IN7_1/AN23/INT5_0																		
57	P131/IN8_1/AN24																		
58	P202/IN0_1/INT8_1																		
59	P203/IN10_1																		
60	P204/IN11_1/AN27																		
61	P205/AN28/TEXT3_1																		
62	P206/AN29/TEXT4_1																		
63	P207/AN30/INT7_1/TEXT5_1																		
64	P208/AN31/TIOA19_0																		
65	P209/AN32/TIOA20_0																		
66	P210/IN0_2/AN33/TIOA21_0/INT6_0																		
67	P211/IN1_2/AN34/TIOA22_0																		
68	P212/IN2_2/AN35/TIOA13_1																		
69	P213/IN3_2/TIOA14_1/INT8_1																		
70	P214/IN4_2/TIOA15_1																		
71	P215/IN5_2/TIOA16_1/INT9_1																		

Table 9-2. Pin State Table (2/2)

Pin No.	Pin Name	GPORTEEN Control	External Reset Factor 1		External Reset Factor 2		External Reset Factor 3	Internal Reset Factor 2	Sleep mode	Stop mode *4		Timer mode *4													
			External factor generation in progress	After external factor releasing	While Generating External Factor	After Releasing External Factor				High impedance enabled (SYSIO_S_PFEFGR, P_SSPADCTL=0)	High impedance enabled (SYSIO_S_PFEFGR, P_SSPADCTL=1)	High impedance enabled (SYSIO_S_PFEFGR, P_SSPADCTL=0)	High impedance enabled (SYSIO_S_PFEFGR, P_SSPADCTL=1)												
			Internal reset issuance in progress	Internal reset issuance in progress	After internal reset issuance (Before GPORTR setting)	Before internal reset issuance				Internal reset issuance in progress	After internal reset issuance (Before GPORTR setting)	Internal reset issuance in progress	After internal reset issuance (Before GPORTR setting)	Internal Reset Factor 2	Internal Reset Factor 2	Internal Reset Factor 2	Internal Reset Factor 2								
74	P218/AN36/TEXT2_0	With control	Hi-Z/ Input blocked	Hi-Z/ Last status retained	Hi-Z/ Input blocked	Hi-Z/ Input blocked	Hi-Z/ Input blocked	Status immediately before the shutdown retaine	Last state retained	Last state retained (*3)	Hi-Z/ Input blocked	Hi-Z/ Input blocked	Hi-Z/ Input blocked												
75	P219/AN37/TEXT3_0																								
76	P220/IN6_2/AN38																								
77	P222/IN7_2/AN39/INT7_0																								
78	P223/IN8_2/AN40/PWU_AN0																								
79	P224/IN9_2/IO_2/AN41/PWU_AN1																								
80	P225/IN10_2/RX0_2/AN42/INT0_0/PWU_AN2																								
81	P226/IN11_2/AN43/IOA17_1/PWU_AN3																								
85	P227/AN44/IOA23_0/PWU_AN4																								
86	P228/IO_1/AN45/IOA24_0/PWU_AN5																								
87	P229/OUT0_0/RX0_1/AN46/IOA25_0/INT8_0/PWU_AN6																								
88	P230/OUT1_0/AN47/IOA26_0/PWU_AN7																								
89	P231/OUT2_0/AN48/IOA27_0																								
90	P300/OUT3_0/AN49/IOA28_0																								
91	P301/OUT4_0/AN50/IOA18_1																								
92	P302/AN51/IOA19_1																								
93	P304/AN52/IOA20_1/TEXT4_0																								
94	P305/AN53/IOA29_0/TEXT5_0																								
95	NMIX													-	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
96	P306/IO_0/AN54													With control	Hi-Z/ Input blocked	Hi-Z/ Last status retained	Hi-Z/ Input blocked	Hi-Z/ Input blocked	Hi-Z/ Input blocked	Status immediately before the shutdown retaine	Last state retained	Last state retained (*3)	Hi-Z/ Input blocked	Hi-Z/ Input blocked	Hi-Z/ Input blocked
97	P307/RX0_0/AN55/INT1_0																								
98	P308/IN0_1/AN56/IOA28_1																								
99	P309/IN1_1/AN57/IOA29_1																								
100	P312/IN2_1/AN58																								
101	P313/IN2_1/AN59/INT0_1																								
102	P314/IN4_1/AN60/IOA7_1																								
103	P315/IN5_1/AN61/IOA8_1																								
104	P317/AN62/IOA9_1/INT11_1																								
107	P321/PWUTRG	-	Hi-Z/ Input blocked	Hi-Z/ Input blocked	Hi-Z/ Input blocked	Hi-Z/ Input blocked	Hi-Z/ Input blocked *7 (Status immediately before the shutdown retaine) *8 (PWUTRG output/ Input blocked *5)	Hi-Z/ Input blocked *7 (Last state retained) *8 (PWUTRG output/ Input blocked *5)	Hi-Z/ Input blocked *7 (Last state retained) *6 (PWUTRG output/ Input blocked *5)	Hi-Z/ Input blocked	Hi-Z/ Input blocked *7 (Last state retained) *3 *6 (*5)	Hi-Z/ Input blocked	Hi-Z/ Input blocked												
110	TRST/PS22	-	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled (Status immediately before the shutdown retaine) *6	Input enabled (Last state retained) *6	Input enabled (Last state retained) *6	Input enabled (Hi-Z/ Input blocked) *6	Input enabled (Last state retained) *3) *6	Input enabled (Hi-Z/ Input blocked) *6	Input enabled (Hi-Z/ Input blocked) *6												
111	TD0/PS23	-	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled												
112	TD1/PS24	-	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled												
113	TMS	-	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled												
114	TCK	-	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled												
115	P327	With control	Hi-Z/ Input blocked	Hi-Z/ Last status retained	Hi-Z/ Input blocked	Hi-Z/ Input blocked	Hi-Z/ Input blocked	Status immediately before the shutdown retaine	Last state retained	Last state retained (*3)	Hi-Z/ Input blocked	Hi-Z/ Input blocked	Hi-Z/ Input blocked												
116	P330																								
117	MD																								
118	XD																								
119	XI	-	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled													
121	P331	With control	Hi-Z/ Input blocked	Hi-Z/ Last status retained	Hi-Z/ Input blocked	Hi-Z/ Input blocked	Hi-Z/ Input blocked	Status immediately before the shutdown retaine	Last state retained	Last state retained (*3)	Hi-Z/ Input blocked	Hi-Z/ Input blocked	Hi-Z/ Input blocked												
122	P400																								
123	RSTX																								
127	P401/IN0_0																								
128	P402/IN1_0/INT2_0																								
129	P403/IN2_0/TRACEDATA0																								
130	P404/IN3_0/TRACEDATA1																								
131	P405/IN4_0/INT11_0/TRACEDATA2																								
132	P406/TRACEDATA3																								
133	P407/TRACEDATA4																								
134	P408/IN2_0/INT12_0/TRACEDATA5																								
135	P409/SC12_0/SDA2_0/IOA24_1/TRACEDATA6																								
136	P411/INT13_1/SC12_0/SC12_0/TRACEDATA7																								
137	P413/SCS20_0/INT14_1																								
138	P414/SCS21_0																								
139	P416/IN5_0/IOA22_1																								
140	P417/IOA23_1/INT15_1																								
141	P418/SCS22_0/INT14_0																								
142	P420/SC12_1/TRACECLK																								
143	P421/IN6_1/TRACECTL																								

- *1: Input disable is not valid when external interrupts are enabled.
- *2: Recovery from standby (power off) becomes a factor.
- *3: The pin state from the time that HOLDIO_PD2 was set (SYSC0_SPECIFGR.HOLDIO_PD2 = 1) is retained. If power-off has not occurred and HOLDIO_PD2 has not been set (SYSC0_SPECIFGR.HOLDIO_PD2 = 0), the last state is retained.
- *4: To power off power domains 2 and 3, be sure to set HOLDIO_PD2 (SYSC0_SPECIFGR.HOLDIO_PD2 = 1).
- *5: When the PWU function is enabled, a change to output occurs.
- *6: The pin state when the PORT function is enabled is shown.
- *7: When PPC_PCFGRijj:POF[2:0] is set to initial value.

■ External Reset Factor 1

- Power-on reset (PONR)
- RAM retention low-voltage detection reset (RVD)
- Internal power supply low-voltage detection reset (LVDL1R)
- RSTX pin + MD pin simultaneous assert reset (INITX)

■ External Reset Factor 2

- RSTX pin input reset (RSTX)

■ External Reset Factor 3

- Hardware watchdog reset (HWDR)
- Software watchdog reset (SWDR)
- PLL clock supervisor reset (CSVPRn)
- SSCG clock supervisor reset (CSVSRn)
- Profile error reset (PRFERR)
- Software trigger hard reset (SHRST)
- Software reset (SRST)

■ Internal Reset Factor

- Standby transition reset/ Power domain reset

10. Electrical Characteristics

10.1 Absolute Maximum Ratings

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage ^{*1, *2}	V _{CC}	V _{SS} -0.3	V _{SS} +6.0	V	
Analog supply voltage ^{*1, *2}	AV _{CC}	V _{SS} -0.3	V _{SS} +6.0	V	AV _{CC} = V _{CC}
Analog reference voltage ^{*1}	AVRH	V _{SS} -0.3	V _{SS} +6.0	V	AVRH ≤ AV _{CC}
Input voltage ^{*1}	V _I	V _{SS} -0.3	V _{CC} +0.3	V	
Analog pin input voltage ^{*1}	V _{IA}	V _{SS} -0.3	V _{CC} +0.3	V	
Output voltage ^{*1}	V _O	V _{SS} -0.3	V _{CC} +0.3	V	
Maximum clamp current	I _{CLAMP}	-	4	mA	^{*7}
Total maximum clamp current	Σ I _{CLAMP}	-	20	mA	^{*7}
"L"-level maximum output current ^{*3}	I _{OL1}	-	3.5	mA	When setting is 1 mA ^{*6}
	I _{OL2}	-	7	mA	When setting is 2 mA
"L"-level average output current ^{*4}	I _{OLAV1}	-	1	mA	When setting is 1 mA ^{*6}
	I _{OLAV2}	-	2	mA	When setting is 2 mA
"L"-level total output current ^{*5}	ΣI _{OL}	-	40	mA	^{*6}
"H"-level maximum output current ^{*3}	I _{OH1}	-	-3.5	mA	When setting is 1 mA ^{*6}
	I _{OH2}	-	-7	mA	When setting is 2 mA
"H"-level average output current ^{*4}	I _{OHAV1}	-	-1	mA	When setting is 1 mA ^{*6}
	I _{OHAV2}	-	-2	mA	When setting is 2 mA
"H"-level total output current ^{*5}	ΣI _{OH}	-	-40	mA	^{*6}
Power consumption	P _D	-	1300	mW	S6J311xHAC ^{*8}
Operating temperature	T _A	-40	+125	°C	
Storage temperature	T _{stg}	-55	+150	°C	

*1: These parameters are based on the condition that V_{SS} = AV_{SS} = 0.0 V.

*2: AV_{CC} and V_{CC} must be set to the same voltage. It is required that AV_{CC} does not exceed V_{CC} and that the voltage at the analog inputs does not exceed AV_{CC} when the power is switched on.

*3: The maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins.

*4: The average output current is defined as the value of the average current flowing through any one of the corresponding pins for a

10 ms period. The average value is the operation current X the operation ratio.

*5: The total output current is defined as the maximum current value flowing through all of corresponding pins.


*6: Corresponding pins: general-purpose ports

*7: Corresponding pins: All general-purpose ports and analog input pins

- Use the device within the recommended operating conditions.
- Use the device with direct voltage (current).
- The + B signal should always be applied by connecting a limiting resistor between the + B signal and the microcontroller.
- The value of the limiting resistor should be set so that the current input to the microcontroller pin does not exceed rated values at any time regardless of instantaneously or constantly when the + B signal is input.
- Note that when the microcontroller drive current is low, such as in the low-power consumption modes, the + B input potential can increase the potential at the VCC pin via a protective diode, possibly affecting other devices.
- Note that if the + B signal is input when the microcontroller is off (not fixed at 0 V), since the power is supplied through the pin, the microcontroller may operate incompletely.
- Note that if the +B signal is input at power-on, since the power is supplied through the pin, the power-on reset may not function in the power supply voltage.
- Do not leave + B input pins open.

*8: It is standard when four-layer substrate is used. x : A/9

Example of a recommended circuit



WARNING:


- Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings. Do not exceed any of these ratings.

10.2 Recommended Operating Conditions

 ($V_{SS} = AV_{SS} = 0.0\text{ V}$)

Parameter	Symbol	Value		Unit	Remarks
		Min	Max		
Supply voltage	V_{CC}	4.5	5.25	V	Recommended operation assurance range
	AV_{CC}	4.5	5.25	V	
	V_{CC}	3.5	5.25	V	Operation assurance range
	AV_{CC}	3.5	5.25	V	
Smoothing capacitor*	C_{S1}	4.7		μF	Tolerance of up to $\pm 40\%$, 126-pin Use a ceramic capacitor or a capacitor that has the similar frequency characteristics. Use a capacitor with a capacitance greater than C_S as the smoothing capacitor on the VCC pin.
Operating temperature	T_A	-40	+125	$^{\circ}\text{C}$	S6J311xHAC* * x:A/9

* For the connections of smoothing capacitor C_{S1} , see the following diagram.



WARNING:

1. The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions.
2. Any use of semiconductor devices will be under their recommended operating condition.
3. Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure.
4. No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.

Notes:

- The following condition should be satisfied in order to facilitate heat dissipation.
 1. 4 or more layers PCB should be used.
 2. The area of PCB should be 114.3 mm x 76.2 mm or more, and the thickness should be 1.6 mm or more. (JEDEC standard)
 3. 1 layer of middle layers at least should be used for dedicated layer to radiate heat with residual copper rate 90% or more. The layer can be used for system ground.
 4. 35~50% of the die stage area which is exposed at back surface of package should be soldered to a part of 1st layer.
 5. The part of 1st layer should be connected to the dedicated heat radiation layer with more than 10 thermal via holes.


Figure10.2-1: Example thermal via holes on PCB.



Notes:

- Figure 10.2-1 is a schematic diagram showing PCB in section.
- Figure 10.2-2 in the following pages are recommended land patterns for each package series. Thermal via holes should closely be placed and aligned with lands.
- If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.

Figure 10.2-2: Land Pattern and Thermal Via LEU144



10.3 DC Characteristics

 (TA: Recommended operating conditions, V_{CC} = 5.0 V +5%/-10%, V_{SS} = AV_{SS} = 0.0 V)

Parameter	Symbol	Pin Name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
"H" level input voltage	V _{IH1}	P000 to P001, P003, P005 to P010, P012 to P013, P015 to P024, P027 to P031, P100 to P101, P103, P105 to P109, P112 to P115, P117 to P120, P122 to P123, P126 to P131, P202 to P215, P218 to P220, P222 to P231, P300 to P302, P304 to P309, P312 to P315, P317, P327, P330 to P331, P400 to P409, P411, P413 to P414, P416 to P418, P420 to P421	CMOS Schmitt input level selected	0.7×V _{CC}	-	V _{CC} +0.3	V	
	V _{IH2}	P401 to P409, P411, P413 to P414, P416 to P418, P420 to P421	Automotive input level selected	0.8×V _{CC}	-	V _{CC} +0.3	V	
	V _{IH4}	RSTX, NMIX	-	0.7×V _{CC}	-	V _{CC} +0.3	V	
	V _{IH5}	MD	-	0.7×V _{CC}	-	V _{CC} +0.3	V	
	V _{IH6}	TRST, TCK, TDI, TMS	TTL input level	2.3	-	V _{CC} +0.3	V	
"L" level input voltage	V _{IL1}	P000 to P001, P003, P005 to P010, P012 to P013, P015 to P024, P027 to P031, P100 to P101, P103, P105 to P109, P112 to P115, P117 to P120, P122 to P123, P126 to P131, P202 to P215, P218 to P220, P222 to P231, P300 to P302, P304 to P309, P312 to P315, P317, P327, P330 to P331, P400 to P409, P411, P413 to P414, P416 to P418, P420 to P421	CMOS Schmitt input level selected	V _{SS} -0.3	-	0.3×V _{CC}	V	
	V _{IL2}	P401 to P409, P411, P413 to P414, P416 to P418, P420 to P421	Automotive input level selected	V _{SS} -0.3	-	0.5×V _{CC}	V	
	V _{IL4}	RSTX, NMIX	-	V _{SS} -0.3	-	0.3×V _{CC}	V	
	V _{IL5}	MD	-	V _{SS} -0.3	-	0.3×V _{CC}	V	
	V _{IL6}	TRST, TCK, TDI, TMS	TTL input level	V _{SS} -0.3	-	0.8	V	

(TA: Recommended operating conditions, V_{CC} = 5.0 V +5%/-10%, V_{SS} = AV_{SS} = 0.0 V)

Parameter	Symbol	Pin Name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
"H" level output voltage	V _{OH1}	P000 to P001, P003, P005 to P010, P012 to P013, P015 to P024, P027 to P031, P100 to P101, P103, P105 to P109, P112 to P115, P117 to P120, P122 to P123, P126 to P131, P202 to P215, P218 to P220, P222 to P231, P300 to P302, P304 to P309, P312 to P315, P317, P321 to P324, P327, P330 to P331, P400 to P409, P411, P413 to P414, P416 to P418, P420 to P421	V _{CC} = 4.5 V I _{OH} = -2.0 mA	V _{CC} -0.5	-	V _{CC}	V	
"H" level output voltage	V _{OH2}	P000 to P001, P003, P005 to P010, P012 to P013, P015 to P024, P027 to P031, P100 to P101, P103, P105 to P109, P112 to P115, P117 to P120, P122 to P123, P126 to P131, P202 to P215, P218 to P220, P222 to P231, P300 to P302, P304 to P309, P312 to P315, P317, P321 to P324, P327, P330 to P331, P400 to P409, P411, P413 to P414, P416 to P418, P420 to P421	V _{CC} = 4.5 V I _{OH} = -1.0 mA	V _{CC} -0.5	-	V _{CC}	V	
"L" level output voltage	V _{OL1}	P000 to P001, P003, P005 to P010, P012 to P013, P015 to P024, P027 to P031, P100 to P101, P103, P105 to P109, P112 to P115, P117 to P120, P122 to P123, P126 to P131, P202 to P215, P218 to P220, P222 to P231, P300 to P302, P304 to P309, P312 to P315, P317, P321 to P324, P327, P330 to P331, P400 to P409, P411, P413 to P414, P416 to P418, P420 to P421	V _{CC} = 4.5 V I _{OL} = 2.0 mA	0	-	0.4	V	
"L" level output voltage	V _{OL2}	P000 to P001, P003, P005 to P010, P012 to P013, P015 to P024, P027 to P031, P100 to P101, P103, P105 to P109, P112 to P115, P117 to P120, P122 to P123, P126 to P131, P202 to P215, P218 to P220, P222 to P231, P300 to P302, P304 to P309, P312 to P315, P317, P321 to P324, P327, P330 to P331, P400 to P409, P411, P413 to P414, P416 to P418, P420 to P421	V _{CC} = 4.5 V I _{OL} = 1.0 mA	0	-	0.4	V	

(TA: Recommended operating conditions, $V_{CC} = 5.0\text{ V} +5\%/-10\%$, $V_{SS} = AV_{SS} = 0.0\text{ V}$)

Parameter	Symbol	Pin Name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Input leakage current	I_{IL}	All input pins	$V_{CC} = AV_{CC} = 5.25\text{ V}$ $V_{SS} < V_I < V_{CC}$	-5	-	+5	μA	
Pull-up resistor	R _{UP1}	RSTX, NMIX	-	25	-	100	k Ω	
	R _{UP2}	P000 to P001, P003, P005 to P010, P012 to P013, P015 to P024, P027 to P031, P100 to P101, P103, P105 to P109, P112 to P115, P117 to P120, P122 to P123, P126 to P131, P202 to P215, P218 to P220, P222 to P231, P300 to P302, P304 to P309, P312 to P315, P317 P327, P330 to P331, P400 to P409, P411, P413 to P414, P416 to P418, P420 to P421	Pull-up resistor selected	25	-	100	k Ω	
	R _{UP3}	TDI(P324), TMS, TCK	-	25	-	100	k Ω	
Pull-down resistor	R _{DOWN1}	P000 to P001, P003, P005 to P010, P012 to P013, P015 to P024, P027 to P031, P100 to P101, P103, P105 to P109, P112 to P115, P117 to P120, P122 to P123, P126 to P131, P202 to P215, P218 to P220, P222 to P231, P300 to P302, P304 to P309, P312 to P315, P317 P327, P330 to P331, P400 to P409, P411, P413 to P414, P416 to P418, P420 to P421	Pull-down resistor selected	25	-	100	k Ω	
	R _{DOWN2}	TRST(P322)	-	25	-	100	k Ω	
Input capacitance	C_{IN}	Pins other than VCC, VSS, AVCC0, AVCC1, AVSS0, AVSS1	-	-	5	15	pF	

(T_A: Recommended operating conditions, V_{CC} = 5.0 V +5%/-10%, V_{SS} = AV_{SS} = 0.0 V)

Parameter	Symbol	Pin Name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Power supply current S6J311xHA C* *x: A/9	I _{CC5}	VCC	Normal operation	-	80	175	mA	Operating at 96 MHz
			Flash write/erase	-	100	200	mA	Operating at 96 MHz
	I _{CCS5}		CPU Sleep	-	65	150	mA	Operating at 96 MHz
	I _{CC75}		Timer mode	-	480	1450	μA	T _A = 25 °C Slow-CR source Oscillation
	I _{CC5}		Stop mode	-	480	1450	μA	T _A = 25 °C
	I _{CCP}		PWU mode (Shutdown)	-	52.5	129.7	μA	T _A = 25 °C (PWU operation cycle 16 ms)
				-	46.2	115.5	μA	T _A = 25 °C (PWU operation cycle 32 ms)
	I _{CC752}		Timer mode (Shutdown)	-	40	100	μA	T _A = 25 °C Slow-CR source Oscillation
	I _{CC52}		Stop mode (Shutdown)	-	40	100	μA	T _A = 25 °C

Refer to Hardware manual "APPENDIX State transition" for Internal clock frequency setting / Setting of the power domain / Regulator setting.



10.4 AC Characteristics

10.4.1 Source Clock Timing

(T_A: Recommended operating conditions, V_{CC} = 5.0 V +5%/-10%, V_{SS} = AV_{SS} = 0.0 V)

Parameter	Symbol	Pin Name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Source oscillation clock frequency	F _C	X0, X1	-	-	4	-	MHz	
Source oscillation clock cycle time	t _{CYL}	X0, X1	-	-	250	-	ns	
CAN PLL jitter (during lock)	t _{PJ}	-	-	-10	-	+10	ns	*
Built-in slow-CR oscillation frequency	F _{CRS}	-	-	50	100	150	kHz	
Built-in fast-CR oscillation frequency	F _{CRF}	-	-	2.4	4	6.0	MHz	
PLL input clock frequency	F _{PLLI}	-	-	-	4	-	MHz	
PLL macro oscillation clock frequency	F _{PLLO}	-	-	400	-	576	MHz	
SSCG-PLL input clock frequency	F _{SSCGPLLI}	-	-	-	4	-	MHz	
SSCG-PLL macro oscillation clock frequency	F _{SSCGPLLO}	-	-	400	-	576	MHz	

*: The maximum/minimum values have been standardized with the main clock and PLL clock in use.




10.4.2 Internal Clock Timing

 (T_A: Recommended operating conditions, V_{CC} = 5.0 V +5%/-10%, V_{SS} = AV_{SS} = 0.0 V)

Parameter	Symbol	Pin Name	Conditions	S6J311xHAC* Value * x:A/9			Unit	Remarks
				Min	Typ	Max		
Internal Clock Frequency	F _{CLK CPU}	-	-	-	-	96	MHz	CLK_CPU
	F _{CLK_FCLK}	-	-	-	-	48	MHz	CLK_FCLK
	F _{CLK_ATB}	-	-	-	-	48	MHz	CLK_ATB
	F _{CLK_DBG}	-	-	-	-	48	MHz	CLK_DBG
	F _{CLK_HPM}	-	-	-	-	24	MHz	CLK_HPM
	F _{CLK_HPM2}	-	-	-	-	12	MHz	CLK_HPM2
	F _{CLK_DMA}	-	-	-	-	24	MHz	CLK_DMA
	F _{CLK_MEMC}	-	-	-	-	24	MHz	CLK_MEMC
	F _{CLK_EXTBUS}	-	-	-	-	24	MHz	CLK_EXTBUS
	F _{CLK_SYSC1}	-	-	-	-	24	MHz	CLK_SYSC1
	F _{CLK_HAPP0A0}	-	-	-	-	24	MHz	CLK_HAPP0A0
	F _{CLK_HAPP0A1}	-	-	-	-	24	MHz	CLK_HAPP0A1
	F _{CLK_HAPP1B0}	-	-	-	-	24	MHz	CLK_HAPP1B0
	F _{CLK_HAPP1B1}	-	-	-	-	24	MHz	CLK_HAPP1B1
	F _{CLK_LLPM}	-	-	-	-	96	MHz	CLK_LLPM
	F _{CLK_LLPM2}	-	-	-	-	48	MHz	CLK_LLPM2
	F _{CLK_LCP}	-	-	-	-	48	MHz	CLK_LCP
	F _{CLK_LCP0}	-	-	-	-	24	MHz	CLK_LCP0
	F _{CLK_LCP0A}	-	-	-	-	24	MHz	CLK_LCP0A
	F _{CLK_LCP1}	-	-	-	-	24	MHz	CLK_LCP1
	F _{CLK_LCP1A}	-	-	-	-	24	MHz	CLK_LCP1A
	F _{CLK_LAPP0}	-	-	-	-	24	MHz	CLK_LAPP0
	F _{CLK_LAPP0A}	-	-	-	-	24	MHz	CLK_LAPP0A
	F _{CLK_LAPP1}	-	-	-	-	24	MHz	CLK_LAPP1
	F _{CLK_LAPP1A}	-	-	-	-	24	MHz	CLK_LAPP1A
	F _{CLK_TRC}	-	-	-	-	48	MHz	CLK_TRC
	F _{CLK_HSSPI}	-	-	-	-	24	MHz	CLK_HSSPI
	F _{CLK_SYSC0H}	-	-	-	-	24	MHz	CLK_SYSC0H
	F _{CLK_COMH}	-	-	-	-	24	MHz	CLK_COMH
	F _{CLK_RAM0H}	-	-	-	-	24	MHz	CLK_RAM0H
F _{CLK_RAM1H}	-	-	-	-	24	MHz	CLK_RAM1H	
F _{CLK_SYSC0P}	-	-	-	-	24	MHz	CLK_SYSC0P	
F _{CLK_COMP}	-	-	-	-	24	MHz	CLK_COMP	
F _{CANFD_CCLK}	-	-	-	-	40	MHz	CANFD_CCLK	
Internal Clock Cycle Time	t _{CLK_CPU}	-	-	10.4	-	-	ns	CLK_CPU
	t _{CLK_FLASH}	-	-	20.8	-	-	ns	CLK_FCLK
	t _{CLK_ATB}	-	-	20.8	-	-	ns	CLK_ATB
	t _{CLK_DBG}	-	-	20.8	-	-	ns	CLK_DBG
	t _{CLK_HPM}	-	-	41.6	-	-	ns	CLK_HPM
	t _{CLK_HPM2}	-	-	83.3	-	-	ns	CLK_HPM2
t _{CLK_DMA}	-	-	41.6	-	-	ns	CLK_DMA	


Parameter	Symbol	Pin Name	Conditions	S6J311xHAC* Value * x:A/9			Unit	Remarks
				Min	Typ	Max		
Internal Clock Cycle Time	t _{CLK_MEMC}	-	-	41.6	-	-	ns	CLK_MEMC
	t _{CLK_EXTBUS}	-	-	41.6	-	-	ns	CLK_EXTBUS
	t _{CLK_SYSC1}	-	-	41.6	-	-	ns	CLK_SYSC1
	t _{CLK_HAPP0A0}	-	-	41.6	-	-	ns	CLK_HAPP0A0
	t _{CLK_HAPP0A1}	-	-	41.6	-	-	ns	CLK_HAPP0A1
	t _{CLK_HAPP1B0}	-	-	41.6	-	-	ns	CLK_HAPP1B0
	t _{CLK_HAPP1B1}	-	-	41.6	-	-	ns	CLK_HAPP1B1
	t _{CLK_LLFBM}	-	-	10.4	-	-	ns	CLK_LLFBM
	t _{CLK_LLFBM2}	-	-	20.8	-	-	ns	CLK_LLFBM2
	t _{CLK_LCP}	-	-	20.8	-	-	ns	CLK_LCP
	t _{CLK_LCP0}	-	-	41.6	-	-	ns	CLK_LCP0
	t _{CLK_LCP0A}	-	-	41.6	-	-	ns	CLK_LCP0A
	t _{CLK_LCP1}	-	-	41.6	-	-	ns	CLK_LCP1
	t _{CLK_LCP1A}	-	-	41.6	-	-	ns	CLK_LCP1A
	t _{CLK_LAPP0}	-	-	41.6	-	-	ns	CLK_LAPP0
	t _{CLK_LAPP0A}	-	-	41.6	-	-	ns	CLK_LAPP0A
	t _{CLK_LAPP1}	-	-	41.6	-	-	ns	CLK_LAPP1
	t _{CLK_LAPP1A}	-	-	41.6	-	-	ns	CLK_LAPP1A
	t _{CLK_TRC}	-	-	20.8	-	-	ns	CLK_TRC
	t _{CLK_HSSPI}	-	-	41.6	-	-	ns	CLK_HSSPI
	t _{CLK_SYSC0H}	-	-	41.6	-	-	ns	CLK_SYSC0H
	t _{CLK_COMH}	-	-	41.6	-	-	ns	CLK_COMH
	t _{CLK_RAM0H}	-	-	41.6	-	-	ns	CLK_RAM0H
t _{CLK_RAM1H}	-	-	41.6	-	-	ns	CLK_RAM1H	
t _{CLK_SYSC0P}	-	-	41.6	-	-	ns	CLK_SYSC0P	
t _{CLK_COMP}	-	-	41.6	-	-	ns	CLK_COMP	
t _{CANFD_CCLK}	-	-	25.0	-	-	ns	CANFD_CCLK	



Relationship between the oscillation clock frequency and internal clock frequency

Oscillation Clock Frequency	Main Clock	PLL Multiplier Setting	PLL Output Division Setting	PLL Clock
4 MHz	4 MHz	144	6	96 MHz
4 MHz	4 MHz	120	6	80 MHz


Oscillation circuit example



Notes:

- When configuring the oscillator circuit, it is recommended to ask matching evaluation of the circuit to oscillator manufacturers for the design.
- The maximum PLL clock frequency must be 96 MHz.
- Output division configuration can be set by the following.
 - PLLDIVM bit in SYSC0_RUNPLL0CNTR register
 - PLLDIVM bit in SYSC0_PSSPLL0CNTR register
 - SSCGDIVM bit in SYSC0_RUNSSCG0CNTR0 register
 - SSCGDIVM bit in SYSC0_PSSSSCG0CNTR0 register
 (e.g. If PLLout is 576 MHz, these settings must be configured as "multiply by 6" and over multiplication setting)


AC characteristics are specified by the following measurement reference voltage values.



10.4.3 Reset Input

(T_A: Recommended operating conditions, V_{CC} = 5.0 V +5%/-10%, V_{SS} = AV_{SS} = 0.0 V)

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Reset input time	t _{RSTL}	RSTX	-	10	-	μs	
Width for reset input removal				1	-	μs	



10.4.4 Power-on Conditions



(T_A: Recommended operating conditions, V_{SS} = 0.0 V)

Parameter	Symbol	Pin Name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Level detection voltage	-	VCC	-	2.15	2.35	2.55	V	
Level release voltage	-	VCC	-	2.25	2.45	2.65	V	
Level detection hysteresis width	-	VCC	-	-	100	-	mV	
Level detection time	-	-	-	-	-	540	μs	*1
Power off time	t _{OFF}	VCC	-	1	-	-	ms	*2
Power ramp rate	dV/dt	VCC	VCC: 0.2 V to 2.55 V	-	-	6	mV/μs	*3
Maximum ramp rate guaranteed to not generate power-on reset	dV/dt	VCC	VCC: Between 2.6 V and 4.5 V	-	-	50	mV/μs	*4

- *1: If a power fluctuation precedes the low-voltage detection time, the detection may occur or be canceled after the supply voltage passes the detection voltage range.
- *2: If VCC is held below 0.2 V for a minimum period of t_{OFF}, power-on reset will occur. If t_{OFF} is not satisfied, power-on reset will still occur if the power ramp rate is kept below 6 mV/μs.
- *3: This is the power ramp rate with which power-on reset will always occur regardless of power-off time, as mentioned in *2.
- *4: When VCC is within 2.6 V - 4.5 V, and VCC fluctuation is below 50 mV/us, the power-on reset is suppressed. Between 4.5 V - 5.5 V, the power-on reset does not occur with any VCC fluctuation.

Note:

When neither *2 nor *3 can be satisfied, assert external reset (RSTX) at power-up and at any brownout event.



10.4.5 Multi-function Serial

10.4.5.1 CSIO Timing (SMR:MD[2:0] = 010_B)



(5-1-1) Normal Synchronous Transfer (SCR:SPI = 0) and Serial Clock Output Signal Detect Level "H" (SMR:SCINV = 0)

(T_A: Recommended operating conditions, V_{CC} = 5.0 V +5%/-10%, V_{SS} = AV_{SS} = 0.0 V)

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Serial clock cycle time	t _{SCYC}	SCK0 to SCK3	Master mode (C _L = 50 pF, I _{OL} = -2 mA, I _{OH} = 2 mA), (C _L = 20 pF, I _{OL} = -1 mA, I _{OH} = 1 mA)	4t _{CLK_LCP0A}	-	ns	
SCK ↓ → SOT delay time	t _{SLOVI}	SCK0 to SCK3, SOT0 to SOT3		-30	+30	ns	
Valid SIN → SCK ↑ setup time	t _{IVSHI}	SCK0 to SCK3, SIN0 to SIN3		30	-	ns	
SCK ↑ → Valid SIN hold time	t _{SHIXI}			0	-	ns	
Serial clock "H" pulse width	t _{SHSL}	SCK0 to SCK3	Slave mode (C _L = 50 pF, I _{OL} = -2 mA, I _{OH} = 2 mA), (C _L = 20 pF, I _{OL} = -1 mA, I _{OH} = 1 mA)	t _{CLK_LCP0A} + 10	-	ns	
Serial clock "L" pulse width	t _{SLSH}			2t _{CLK_LCP0A} - 10	-	ns	
SCK ↓ → SOT delay time	t _{SLOVE}	SCK0 to SCK3, SOT0 to SOT3		-	45	ns	
Valid SIN → SCK ↑ setup time	t _{IVSHE}	SCK0 to SCK3, SIN0 to SIN3		10	-	ns	
SCK ↑ → Valid SIN hold time	t _{SHIXE}			20	-	ns	
SCK fall time	t _F	SCK0 to SCK3		-	5	ns	
SCK rise time	t _R	SCK0 to SCK3		-	5	ns	

Notes:

- This is the AC characteristic in CLK synchronized mode.
- C_L is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by the internal operating clock used and other parameters. For details, see the hardware manual.





**(5-1-2) Normal Synchronous Transfer (SCR:SPI = 0) and Serial Clock Output Signal Detect Level "L"
(SMR:SCINV = 1)**

 (T_A: Recommended operating conditions, V_{CC} = 5.0 V +5%/-10%, V_{SS} = AV_{SS} = 0.0 V)

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Serial clock cycle time	t _{SCYC}	SCK0 to SCK3	Master mode (C _L = 50 pF, I _{OL} = -2 mA, I _{OH} = 2 mA), (C _L = 20 pF, I _{OL} = -1 mA, I _{OH} = 1 mA)	4t _{CLK_LCP0A}	-	ns	
SCK ↑ → SOT delay time	t _{SHOVI}	SCK0 to SCK3, SOT0 to SOT3		-30	+30	ns	
Valid SIN → SCK ↓ setup time	t _{IVSLI}	SCK0 to SCK3, SIN0 to SIN3		30	-	ns	
SCK ↓ → Valid SIN hold time	t _{SLIXI}			0	-	ns	
Serial clock "H" pulse width	t _{SHSL}	SCK0 to SCK3	Slave mode (C _L = 50 pF, I _{OL} = -2 mA, I _{OH} = 2 mA), (C _L = 20 pF, I _{OL} = -1 mA, I _{OH} = 1 mA)	t _{CLK_LCP0A} +10	-	ns	
Serial clock "L" pulse width	t _{SLSH}			2t _{CLK_LCP0A} -10	-	ns	
SCK ↑ → SOT delay time	t _{SHOVE}	SCK0 to SCK3, SOT0 to SOT3		-	45	ns	
Valid SIN → SCK ↓ setup time	t _{IVSLE}	SCK0 to SCK3, SIN0 to SIN3		10	-	ns	
SCK ↓ → Valid SIN hold time	t _{SLIXE}			20	-	ns	
SCK fall time	t _F	SCK0 to SCK3		-	5	ns	
SCK rise time	t _R	SCK0 to SCK3		-	5	ns	

Notes:

- This is the AC characteristic in CLK synchronized mode.
- C_L is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by the internal operating clock used and other parameters. For details, see the hardware manual.





(5-1-3) SPI Supported (SCR:SPI = 1), and Serial Clock Output Signal Detect Level "H" (SMR:SCINV = 0)

 (TA: Recommended operating conditions, V_{CC} = 5.0 V +5%/-10%, V_{SS} = AV_{SS} = 0.0 V)

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Serial clock cycle time	t _{SCYC}	SCK0 to SCK3	Master mode (C _L = 50 pF, I _{OL} = -2 mA, I _{OH} = 2 mA), (C _L = 20 pF, I _{OL} = -1 mA, I _{OH} = 1 mA)	4t _{CLK_LCP0A}	-	ns	
SCK ↑ → SOT delay time	t _{SHOVI}	SCK0 to SCK3, SOT0 to SOT3		-30	+30	ns	
Valid SIN → SCK ↓ setup time	t _{IVSLI}	SCK0 to SCK3, SIN0 to SIN3		30	-	ns	
SCK ↓ → Valid SIN hold time	t _{SLIXI}			0	-	ns	
SOT → SCK ↓ delay time	t _{SOVLI}	SCK0 to SCK3, SOT0 to SOT3		2t _{CLK_LCP0A} -30	-	ns	
Serial clock "H" pulse width	t _{SHSL}	SCK0 to SCK3	Slave mode (C _L = 50 pF, I _{OL} = -2 mA, I _{OH} = 2 mA), (C _L = 20 pF, I _{OL} = -1 mA, I _{OH} = 1 mA)	t _{CLK_LCP0A} +10	-	ns	
Serial clock "L" pulse width	t _{SLSH}			2t _{CLK_LCP0A} -10	-	ns	
SCK ↑ → SOT delay time	t _{SHOVE}	SCK0 to SCK3, SOT0 to SOT3		-	45	ns	
Valid SIN → SCK ↓ setup time	t _{IVSLE}	SCK0 to SCK3, SIN0 to SIN3		10	-	ns	
SCK ↓ → Valid SIN hold time	t _{SLIXE}			20	-	ns	
SCK fall time	t _F	SCK0 to SCK3		-	5	ns	
SCK rise time	t _R	SCK0 to SCK3		-	5	ns	

Notes:

- This is the AC characteristic in CLK synchronized mode.
- C_L is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by the internal operating clock used and other parameters. For details, see the hardware manual.





(5-1-4) SPI Supported (SCR:SPI = 1), and Serial Clock Output Signal Detect Level "L" (SMR:SCINV = 1)

 (TA: Recommended operating conditions, V_{CC} = 5.0 V +5%/-10%, V_{SS} = AV_{SS} = 0.0 V)

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Serial clock cycle time	t _{SCYC}	SCK0 to SCK3	Master mode (C _L = 50 pF, I _{OL} = -2 mA, I _{OH} = 2 mA), (C _L = 20 pF, I _{OL} = -1 mA, I _{OH} = 1 mA)	4t _{CLK_LCP0A}	-	ns	
SCK ↓ → SOT delay time	t _{SLOVI}	SCK0 to SCK3, SOT0 to SOT3		-30	+30	ns	
Valid SIN → SCK ↑ setup time	t _{IVSHI}	SCK0 to SCK3, SIN0 to SIN3		30	-	ns	
SCK ↑ → Valid SIN hold time	t _{SHIXI}			0	-	ns	
SOT → SCK ↑ delay time	t _{SOVHI}	SCK0 to SCK3, SOT0 to SOT3		2t _{CLK_LCP0A} -30	-	ns	
Serial clock "H" pulse width	t _{SHSL}	SCK0 to SCK3	Slave mode (C _L = 50 pF, I _{OL} = -2 mA, I _{OH} = 2 mA), (C _L = 20 pF, I _{OL} = -1 mA, I _{OH} = 1 mA)	t _{CLK_LCP0A} +10	-	ns	
Serial clock "L" pulse width	t _{SLSH}			2t _{CLK_LCP0A} -10	-	ns	
SCK ↓ → SOT delay time	t _{SLOVE}	SCK0 to SCK3, SOT0 to SOT3		-	45	ns	
Valid SIN → SCK ↑ setup time	t _{IVSHE}	SCK0 to SCK3, SIN0 to SIN3		10	-	ns	
SCK ↑ → Valid SIN hold time	t _{SHIXE}			20	-	ns	
SCK fall time	t _F	SCK0 to SCK3		-	5	ns	
SCK rise time	t _R	SCK0 to SCK3		-	5	ns	

Notes:

- This is the AC characteristic in CLK synchronized mode.
- C_L is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by the internal operating clock used and other parameters. For details, see the hardware manual.



(5-1-5) Serial Chip Select Used (SCSCR:CSEN = 1)

- Mark level "H" of serial clock output (SMR, SCSFR:SCINV = 0)
- Inactive level "H" of serial chip select (SCSCR, SCSFR:CSLVL = 1)

(TA: Recommended operating conditions, V_{CC} = 5.0 V +5%/-10%, V_{SS} = AV_{SS} = 0.0 V)

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
SCS ↓ → SCK ↓ setup time	t _{CSSU}	SCK0 to SCK3, SCS0x to SCS3x	Master mode (C _L = 50 pF, I _{OL} = -2 mA, I _{OH} = 2 mA), (C _L = 20 pF, I _{OL} = -1 mA, I _{OH} = 1 mA)	t _{CSSU} ^{*1} -50	-	ns	
SCK ↑ → SCS ↑ hold time	t _{CSDH}			t _{CSDH} ^{*2} +0	-	ns	
SCS deselect time	t _{CSDI}			t _{CSDS} ^{*3} -50 +5t _{CLK_LCP0A}	-	ns	
SCS ↓ → SCK ↓ setup time	t _{CSSE}	SCK0 to SCK3, SCS0x to SCS3x	Slave mode (C _L = 50 pF, I _{OL} = -2 mA, I _{OH} = 2 mA), (C _L = 20 pF, I _{OL} = -1 mA, I _{OH} = 1 mA)	3t _{CLK_LCP0A} +30	-	ns	
SCK ↑ → SCS ↑ hold time	t _{CSHE}			0	-	ns	
SCS deselect time	t _{CSDE}			3t _{CLK_LCP0A} +30	-	ns	
SCS ↓ → SOT delay time	t _{DSE}	SCS0x to SCS3x, SOT0 to SOT3		-	50	ns	
SCS ↑ → SOT delay time	t _{DEE}			0	-	ns	
SCK ↓ → SCS ↓ clock switching time	t _{SCC}	SCK0 to SCK3, SCS0x to SCS3x	Master mode round operation (C _L = 50 pF, I _{OL} = -2 mA, I _{OH} = 2 mA), (C _L = 20 pF, I _{OL} = -1 mA, I _{OH} = 1 mA)	3t _{CLK_LCP0A} +0	3t _{CLK_LCP0A} +50	ns	

*1: t_{CSSU} = SCSTR:CSSU[7:0] x serial chip select timing operating clock




*2: t_{CSDH} = SCSTR:CSHD[7:0] x serial chip select timing operating clock

*3: t_{CSDS} = SCSTR:CSDS[15:0] x serial chip select timing operating clock

For details on *1, *2, and *3 above, see the hardware manual.

Notes:

- This is the AC characteristic in CLK synchronized mode.
- C_L is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by the internal operating clock used and other parameters. For details, see the hardware manual.



(5-1-6) Serial Chip Select Used (SCSCR:CSEN = 1)

- Serial clock output signal detect level "L" (SMR, SCSEFR:SCINV = 1)
- Serial chip select inactive level "H" (SCSCR, SCSEFR:CSLVL = 1)

(T_A: Recommended operating conditions, V_{CC} = 5.0 V +5%/-10%, V_{SS} = AV_{SS} = 0.0 V)

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
SCS ↓ → SCK ↑ setup time	t _{CSSU}	SCK0 to SCK3, SCS0x to SCS3x	Master mode (C _L = 50 pF, I _{OL} = -2 mA, I _{OH} = 2 mA), (C _L = 20 pF, I _{OL} = -1 mA, I _{OH} = 1 mA)	t _{CSSU} ^{*1-50}	-	ns	
SCK ↓ → SCS ↑ hold time	t _{CSDH}			t _{CSDH} ^{*2+0}	-	ns	
SCS deselect time	t _{CSDI}			t _{CSDS} ^{*3-50+} 5 t _{CLK_LCP0A}	-	ns	
SCS ↓ → SCK ↑ setup time	t _{CSSE}	SCK0 to SCK3, SCS0x to SCS3x	Slave mode (C _L = 50 pF, I _{OL} = -2 mA, I _{OH} = 2 mA), (C _L = 20 pF, I _{OL} = -1 mA, I _{OH} = 1 mA)	3t _{CLK_LCP0A} +30	-	ns	
SCK ↓ → SCS ↑ hold time	t _{CSHE}			0	-	ns	
SCS deselect time	t _{CSDE}	3t _{CLK_LCP0A} +30	-	ns			
SCS ↓ → SOT delay time	t _{DSE}	SCS0x to SCS3x, SOT0 to SOT3		-	50	ns	
SCS ↑ → SOT delay time	t _{DEE}			0	-	ns	
SCK ↑ → SCS ↓ clock switching time	t _{SCC}	SCK0 to SCK3, SCS0x to SCS3x	Master mode round operation (C _L = 50 pF, I _{OL} = -2 mA, I _{OH} = 2 mA), (C _L = 20 pF, I _{OL} = -1 mA, I _{OH} = 1 mA)	3t _{CLK_LCP0A} +0	3t _{CLK_LCP0A} +50	ns	

*1: t_{CSSU} = SCSTR:CSSU[7:0] x serial chip select timing operating clock




*2: t_{CSDH} = SCSTR:CSHD[7:0] x serial chip select timing operating clock

*3: t_{CSDS} = SCSTR:CSDS[15:0] x serial chip select timing operating clock

For details on *1, *2, and *3 above, see the hardware manual.

Notes:

- This is the AC characteristic in CLK synchronized mode.
- C_L is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by the internal operating clock used and other parameters. For details, see the hardware manual.



(5-1-7) Serial Chip Select Used (SCSCR: CSEN = 1)

■ Serial clock output signal detect level "H" (SMR, SCSFR: SCINV = 0)

■ Serial Chip select inactive level "L" (SCSCR, SCSFR: CSLVL = 0)

 (TA: Recommended operating conditions, V_{CC} = 5.0 V +5%/-10%, V_{SS} = AV_{SS} = 0.0 V)

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
SCS ↑ → SCK ↓ setup time	t _{CSSU}	SCK0 to SCK3, SCS0x to SCS3x	Master mode (C _L = 50 pF, I _{OL} = -2 mA, I _{OH} = 2 mA), (C _L = 20 pF, I _{OL} = -1 mA, I _{OH} = 1 mA)	t _{CSSU} ^{*1} -50	-	ns	
SCK ↑ → SCS ↓ hold time	t _{CSDH}			t _{CSDH} ^{*2} +0	-	ns	
SCS deselect time	t _{CSDI}	SCS0x to SCS3x		t _{CSDS} ^{*3} -50+ 5 t _{CLK_LCP0A}	-	ns	
SCS ↑ → SCK ↓ setup time	t _{CSSS}	SCK0 to SCK3, SCS0x to SCS3x	Slave mode (C _L = 50 pF, I _{OL} = -2 mA, I _{OH} = 2 mA), (C _L = 20 pF, I _{OL} = -1 mA, I _{OH} = 1 mA)	3t _{CLK_LCP0A} +30	-	ns	
SCK ↑ → SCS ↓ hold time	t _{CSDS}			0	-	ns	
SCS deselect time	t _{CSDS}	SCS0x to SCS3x		3t _{CLK_LCP0A} +30	-	ns	
SCS ↑ → SOT delay time	t _{DSE}	SCS0x to SCS3x, SOT0 to SOT3		-	50	ns	
SCS ↓ → SOT delay time	t _{DEE}			0	-	ns	
SCK ↓ → SCS ↑ clock switching time	t _{SCC}	SCK0 to SCK3, SCS0x to SCS3x	Master mode round operation (C _L = 50 pF, I _{OL} = -2 mA, I _{OH} = 2 mA), (C _L = 20 pF, I _{OL} = -1 mA, I _{OH} = 1 mA)	3t _{CLK_LCP0A} +0	3t _{CLK_LCP0A} +50	ns	

^{*1}: t_{CSSU} = SCSTR:CSSU[7:0] x serial chip select timing operating clock




^{*2}: t_{CSDH} = SCSTR:CSDH[7:0] x serial chip select timing operating clock

^{*3}: t_{CSDS} = SCSTR:CSDS[15:0] x serial chip select timing operating clock

 For details on ^{*1}, ^{*2}, and ^{*3} above, see the hardware manual.

Notes:

- This is the AC characteristic in CLK synchronized mode.
- C_L is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by the internal operating clock used and other parameters. For details, see the hardware manual



(5-1-8) Serial Chip Select Used (SCSCR:CSSEN = 1)

- Serial clock output signal detect level "L" (SMR, SCSTR:SCINV = 1)
- Serial Chip select inactive level "L" (SCSCR, SCSTR:CSLVL = 0)

(TA: Recommended operating conditions, V_{CC} = 5.0 V +5%/-10%, V_{SS} = AV_{SS} = 0.0 V)

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
SCS ↑ → SCK ↑ setup time	t _{CSSU}	SCK0 to SCK3, SCS0x to SCS3x	Master mode (C _L = 50 pF, I _{OL} = -2 mA, I _{OH} = 2 mA), (C _L = 20 pF, I _{OL} = -1 mA, I _{OH} = 1 mA)	t _{CSSU} ^{*1} -50	-	ns	
SCK ↓ → SCS ↓ hold time	t _{CSDH}			t _{CSDH} ^{*2} +0	-	ns	
SCS deselect time	t _{CSDI}			t _{CSDS} ^{*3} -50 + 5 t _{CLK_LCP0A}	-	ns	
SCS ↑ → SCK ↑ setup time	t _{CSSE}	SCK0 to SCK3, SCS0x to SCS3x	Slave mode (C _L = 50 pF, I _{OL} = -2 mA, I _{OH} = 2 mA), (C _L = 20 pF, I _{OL} = -1 mA, I _{OH} = 1 mA)	3t _{CLK_LCP0A} + 30	-	ns	
SCK ↓ → SCS ↓ hold time	t _{CSHE}			0	-	ns	
SCS deselect time	t _{CSDE}			3t _{CLK_LCP0A} + 30	-	ns	
SCS ↑ → SOT delay time	t _{DSE}	SCS0x to SCS3x, SOT0 to SOT3		-	50	ns	
SCS ↓ → SOT delay time	t _{DEE}			0	-	ns	
SCK ↑ → SCS ↑ clock switching time	t _{SCC}	SCK0 to SCK3, SCS0x to SCS3x	Master mode round operation (C _L = 50 pF, I _{OL} = -2 mA, I _{OH} = 2 mA), (C _L = 20 pF, I _{OL} = -1 mA, I _{OH} = 1 mA)	3t _{CLK_LCP0A} + 0	3t _{CLK_LCP0A} + 50	ns	

*1: t_{CSSU} = SCSTR:CSSU[7:0] x serial chip select timing operating clock




*2: t_{CSDH} = SCSTR:CSDH[7:0] x serial chip select timing operating clock

*3: t_{CSDS} = SCSTR:CSDS[15:0] x serial chip select timing operating clock

For details on *1, *2, and *3 above, see the hardware manual.

Notes:

- This is the AC characteristic in CLK synchronized mode.
- C_L is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by the internal operating clock used and other parameters.
For details, see the hardware manual.




10.4.5.2 *UART (Async Serial Interface) Timing*
 (SMR:MD[2:0] = 000_B, 001_B)

(5-2-1) External clock selected (BGR:EXT = 1)

(T_A: Recommended operating conditions, V_{CC} = 5.0 V +5%/-10%, V_{SS} = AV_{SS} = 0.0 V)

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Serial clock "L" pulse width	t _{SLSH}	SCK0 to SCK3	(C _L = 50 pF, I _{OL} = -2 mA, I _{OH} = 2 mA), (C _L = 20 pF, I _{OL} = -1 mA, I _{OH} = 1 mA)	t _{CLK_LCP0A} +10	-	ns	
Serial clock "H" pulse width	t _{SHSL}			t _{CLK_LCP0A} +10	-	ns	
SCK fall time	t _F			-	5	ns	
SCK rise time	t _R			-	5	ns	




10.4.5.3 LIN Interface (v2.1) (LIN Communication Control Interface (v2.1)) Timing (SMR:MD[2:0] = 011B)

(5-3-1) External Clock Selected (BGR:EXT = 1)

(TA: Recommended operating conditions, V_{CC} = 5.0 V +5%/-10%, V_{SS} = AV_{SS} = 0.0 V)

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Serial clock "L" pulse width	t _{SLSH}	SCK0 to SCK3	(C _L = 50 pF, I _{OL} = -2 mA, I _{OH} = 2 mA), (C _L = 20 pF, I _{OL} = -1 mA, I _{OH} = 1 mA)	t _{CLK_LCP0A+10}	-	ns	
Serial clock "H" pulse width	t _{SHSL}			t _{CLK_LCP0A+10}	-	ns	
SCK fall time	t _F			-	5	ns	
SCK rise time	t _R			-	5	ns	



10.4.5.4 I²C timing (SMR:MD[2:0] = 100B)

 (TA: Recommended operating conditions, V_{cc} = 5.0 V +5%/-10%, V_{ss} = AV_{ss} = 0.0 V)

Parameter	Symbol	Pin Name	Conditions	Standard Mode		Unit	Remarks
				Min	Max		
SCL clock frequency	f _{SCL}	SCL0 to SCL3	C _L = 50 pF, R = (V _p /I _{OL}) ^{*1}	0	100	kHz	
Repeat "start" condition hold time SDA ↓ → SCL ↓	t _{HDSTA}	SDA0 to SDA3 SCL0 to SCL3		4.0	-	μs	
Period of "L" for SCL clock	t _{LOW}	SCL0 to SCL3		4.7	-	μs	
Period of "H" for SCL clock	t _{HIGH}			4.0	-	μs	
Repeat "start" condition setup time SCL ↑ → SDA ↓	t _{SUSTA}	SDA0 to SDA3 SCL0 to SCL3		4.7	-	μs	
Data hold time SCL ↓ → SDA ↓ ↑	t _{HDDAT}			0	3.45 ^{*2}	μs	
Data setup time SDA ↓ ↑ → SCL ↑	t _{SUDAT}			250	-	ns	
"Stop" condition setup time SCL ↑ → SDA ↑	t _{SUSTO}			4.0	-	μs	
Bus-free time between "stop" condition and "start" condition	t _{BUF}	-		4.7	-	μs	
Noise filter	t _{SP}	-		t _{NFT} ^{*3}	-	ns	


*1: R and C_L represent the pull-up resistance and load capacitance of the SCL and SDA output lines, respectively V_p shows that the power-supply voltage of the pull-up resistor and I_{OL} shows the VOL guarantee current.

*2: The maximum t_{HDDAT} only has to be met if the device does not extend the "L" width (t_{LOW}) of the SCL signal.

*3: t_{NFT} = (NFCR:NFT[4:0]+1) x 2 x tCLK_LCP0A

Notes:


- In this device, Standard mode (Max. 100 kbps) is supported only.
- This model does not support high-speed mode. (Max. 400 kbps).
- This model does not support Min. I_{OL} = 3 mA with V_{OL} = 0.4 V.



10.5 Timer Input Timing

(TA: Recommended operating conditions, VCC = 5.0 V +5%/-10%, VSS = AVSS = 0.0 V)


Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Input pulse width	t _{trWH} , t _{trWL}	IN0 to IN11	-	4t _{CLK_LCP0A}	-	ns	4t _{CLK_LCP0A} ≥ 100 ns
				100	-		4t _{CLK_LCP0A} < 100 ns
		TEXT0 to 5	-	4t _{CLK_LCP0A}	-	ns	4t _{CLK_LCP0A} ≥ 100 ns
				100	-		4t _{CLK_LCP0A} < 100 ns
		TIOA0 to TIOA29 TIOB0 to TIOB7	-	4t _{CLK_LCP0A}	-	ns	4t _{CLK_LCP0A} ≥ 100 ns
				100	-		4t _{CLK_LCP0A} < 100 ns



10.6 Trigger Input Timing

(TA: Recommended operating conditions, VCC = 5.0 V +5%/-10%, VSS = AVSS = 0.0 V)


Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Input pulse width	t _{trGH} , t _{trGL}	INT0 to INT15	-	100	-	ns	
		INT0 to INT15	-	1	-		µs



10.7 NMI Input Timing

(T_A: Recommended operating conditions, V_{CC} = 5.0 V +5%/-10%, V_{SS} = AV_{SS} = 0.0 V)

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Input pulse width	t _{NMIL}	NMIX	-	300	-	ns	



10.8 Low-Voltage Detection (External Low-Voltage Detection)

(T_A: Recommended operating conditions, V_{SS} = AV_{SS} = 0.0 V)

Parameter	Symbol	Pin Name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Power supply voltage range	V _{DP5}	VCC	-	3.5	-	5.25	V	
Detection voltage	V _{DL0}	VCC	*1 *3	3.6	3.8	4.0	V	When power-supply voltage falls and detection level is set initially
	V _{DL1}	VCC	*1 *4	3.8	4.0	4.2	V	
	V _{DL2}	VCC	*1 *5	4	4.2	4.4	V	
Hysteresis width	V _{HYS}	VCC	-	-	100	-	mV	When power-supply voltage rises
Low-voltage detection time	T _d	-	-	-	-	30	μs	
Power supply voltage regulation	-	VCC	-	-2	-	2	V/ms	*2

*1: If the fluctuation of the power supply has exceeded the detection voltage range within the time less than the low-voltage detection

time (T_d), there is the possibility to generate or release after the power supply voltage has exceeded the detection voltage range.

*2: Please suppress the change of the power supply within the range of the power-supply voltage regulation to do low-voltage detection by detecting voltage (V_{DL})

*3: SYSC0_RUNLVDCFGR.LVDH1V = 0100_B or SYSC0_PSSLVDCFGR.LVDH1V = 0100_B

*4: SYSC0_RUNLVDCFGR.LVDH1V = 0101_B or SYSC0_PSSLVDCFGR.LVDH1V = 0101_B

*5: SYSC0_RUNLVDCFGR.LVDH1V = 0110_B or SYSC0_PSSLVDCFGR.LVDH1V = 0110_B

10.9 Low-Voltage Detection (RAM Retention Low-Voltage Detection)

 (TA: Recommended operating conditions, V_{SS} = AV_{SS} = 0.0 V)

Parameter	Symbol	Pin Name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Power supply voltage range	V _{RDP5}	-	-	0.6	-	1.4	V	
Detection voltage*	V _{RDL}	-	*1	0.9	0.95	1.0	V	When power-supply voltage falls
Hysteresis width	V _{RHYS}	-	-	-	75	-	mV	When power-supply voltage rises
Low-voltage detection time	T _{Rd}	-	-	-	-	30	μs	

*: This LVD cannot be used to reliably generate a reset before voltage dips below minimum guaranteed MCU operation voltage, as this detection level is below the minimum guaranteed MCU operation voltage.

*1: If the fluctuation of the power supply has exceeded the detection voltage range within the time less than the low-voltage detection time (T_{Rd}), there is the possibility to generate or release after the power supply voltage has exceeded the detection voltage range.

10.10 Low-Voltage Detection (1.2 V Power Supply Low-Voltage Detection)

 (TA: Recommended operating conditions, V_{SS} = AV_{SS} = 0.0 V)

Parameter	Symbol	Pin Name	Conditions	Value			Unit	Remarks	Guaranteed MCU operation range
				Min	Typ	Max			
Power supply voltage range	V _{RDP5}	-	-	0.6	-	1.4	V		No
Detection voltage*	V _{RDL0}	-	*1 *2 *4	0.92	0.97	1.02	V	When power-supply voltage falls	
	V _{RDL1}	-	*1 *3 *4	1.02	1.07	1.12	V		
Hysteresis width	V _{RHYS}	-	-	-	75	-	mV	When power-supply voltage rises	
Low-voltage detection time	T _{Rd}	-	-	-	-	30	μs		

*: This LVD cannot be used to reliably generate a reset before voltage dips below minimum guaranteed MCU operation voltage, as these detection levels are below the minimum guaranteed MCU operation voltage.

*1: If the fluctuation of the power supply has exceeded the detection voltage range within the time less than the low-voltage detection time (T_{Rd}), there is the possibility to generate or release after the power supply voltage has exceeded the detection voltage range.

*2: SYSC0_RUNLVDCFGR.LVDL1V = 10_B or SYSC0_PSSLVDCFGR.LVDL1V = 10_B

*3: SYSC0_RUNLVDCFGR.LVDL1V = 11_B or SYSC0_PSSLVDCFGR.LVDL1V = 11_B

*4: These detection voltage level settings are below the minimum operation voltage.

Between these detection voltages and the minimum operation voltage, MCU functions are not guaranteed except for the low voltage detector.

Note that although the detection level is below the minimum operation voltage, the LVD reset factor flag is set as the voltage drops below the detection level.

10.11 A/D Converter
10.11.1 Electrical Characteristics

 (TA: Recommended operating conditions, V_{CC} = 5.0 V +5%/-10%, V_{SS} = AV_{SS} = 0.0 V)

Parameter	Symbol	Pin Name	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	-	-	-	-	12	bit	
Total Error	-	-	-	-	±12	LSB	*3
Integral Nonlinearity	-	-	-	-	±4.0	LSB	*4
Differential Nonlinearity	-	-	-	-	±1.9	LSB	*4
Zero transition voltage	V _{ZT}	*6	AVRL -11.5LSB	-	AVRL +12.5LSB	V	*5
Full-scale transition voltage	V _{FST}	*6	AVRH -13.5LSB	-	AVRH +10.5LSB	V	
Sampling time	t _{SMP}	-	0.3	-	12	µs	*1
Compare time	t _{CMP}	-	0.7	-	28	µs	*1
A/D conversion time	t _{CNV}	-	1.0	-	40	µs	*1
Analog port input current	I _{AIN}	*7	-1.0	-	1.0	µA	V _{AVSS} ≤ V _{AIN} ≤ V _{AVCC}
		*8	-2.0	-	2.0		
		*9	-3.0	-	3.0		
Analog input voltage	V _{AIN}	*6	AVSS	-	AVRH	V	
Reference voltage	AVRH	AVRH0, AVRH1	4.5	-	5.25	V	AV _{CC} ≥ AVRH
	AVRL	AVRL0/AVSS 0, AVRL1/AVSS 1	-	0.0	-	V	
Power supply current	I _A	AVCC	-	500	900	µA	per one unit
	I _{AH}		-	1.0	100	µA	*2
	I _R	AVRH	-	1	2	mA	per one unit
	I _{RH}		-	-	5.0	µA	*2
Variation between channels	-	*10	-	-	4	LSB	
		AN32 to AN62	-	-	4	LSB	

*1: Time for each channel

 *2: The power supply current (V_{CC} = AV_{CC} = 5.0 V) is specified if the A/D converter is not operating and CPU is stopped.

*3: Total Error is a comprehensive static error that includes the linearity. 1LSB = (AVRH-AVRL)/4096

 *4: 1LSB = (V_{FST}-V_{ZT})/4094

*5: 1LSB = (AVRH-AVRL)/4096

*6: AN0 to AN3, AN5, AN6, AN9, AN10, AN12 to AN15, AN17 to AN24, and AN27 to AN62

*7: AN3, AN5, AN6, AN9, AN10, AN12 to AN15, AN17 to AN24, and AN27 to AN42

*8: AN0 to AN2, and AN43


*9: AN44 to AN62

*10: AN0 to AN3, AN5, AN6, AN9, AN10, AN12 to AN15, AN17 to AN24, and AN27 to AN31

10.11.2 Notes on Using A/D Converters

About the output impedance of an external circuit for analog input

When the external impedance is too high, the analog voltage sampling time may become insufficient. In this case, we recommend attaching a capacitor (about 0.1 μF) to an analog input pin.



10.11.3 Definition of terms


Resolution: Analog variation that is recognized by an A/D converter


Integral Nonlinearity error ^{*}: Deviation of the straight line connecting the zero transition point ("0000 0000 0000" <--> "0000 0000 0001") and full-scale transition point ("1111 1111 1110" <--> "1111 1111 1111") from actual conversion characteristics includes zero transition error, full-scale transition error, and non-linearity error.

Differential Nonlinearity error: Deviation from the ideal value of the input voltage required for changing the output code by 1 LSB

Total error: Difference between the actual value and the theoretical value. The total error includes zero transition error, full-scale transition error, and non linearity error.

*: Represented as "Linearity error" in the former product series.





10.12 Flash Memory

Parameter	Value			Unit	Remarks
	Min	Typ	Max		
Sector erase time	-	300	1100	ms	8-KB sector ^{*1} Internal preprogramming time included
	-	800	3700	ms	64-KB sector ^{*1} Internal preprogramming time included
8-bit write time	-	15	288	μs	System-level overhead time excluded ^{*1}
16-bit write time	-	19	384	μs	System-level overhead time excluded ^{*1}
32-bit write time	-	27	567	μs	System-level overhead time excluded ^{*1}
64-bit write time	-	45	945	μs	System-level overhead time excluded ^{*1}
8-bit (with ECC) write time	-	19	384	μs	System-level overhead time excluded ^{*1}
16-bit (with ECC) write time	-	23	483	μs	System-level overhead time excluded ^{*1}
32-bit (with ECC) write time	-	31	651	μs	System-level overhead time excluded ^{*1}
64-bit (with ECC) write time	-	49	1029	μs	System-level overhead time excluded ^{*1}
Erase count ^{*2} / Data retention time	1,000/20 years, 10,000/10 years, 100,000/5 years	-	-	-	Temperature at write/erase time Average temperature T _A = +85 degrees Celsius

^{*1}: Guaranteed value for up to 100,000 erases

^{*2}: Number of erases for each sector

Notes:

- While the Flash memory is written or erased, shutdown of the external power (V_{CC}) is prohibited.
- In the application system where V_{CC} might be shut down while writing or erasing, be sure to turn the power off by using an external low-voltage detection function.
- To put it concretely, after the external power supply voltage falls below the detection voltage (V_{DL}), hold V_{CC} at 2.7 V or more within the duration calculated by the following expression:

$$T_d^{*1} [\mu s] + (1 / F_{CRF}^{*2} [MHz]) \times 1029 + 25 [\mu s]$$

^{*1} : See "10.8 Low-voltage detection (external low-voltage detection)"

^{*2} : See "10.4.1 Source clock timing"

11. Ordering Information

Part Number	Package
S6J311xHzCSEy0000	144-pin Plastic TEQFP (LEU144)

Note:

- "x"/"y" is a part number option. For the part number option, see the following table.
For details on each package, see "PACKAGE DIMENSIONS."
* z: A

12. Part Number Option


Part Number Option "x"	FLASH Memory
A	1 MByte
9	768 KByte

Part Number Option "y"	
2	PureSn & Halogen Free

Part Number Option "z"	SHE
A	SHE ON

13. Package Dimensions

Package Type	Package Code
Ex-LQFP 144	LEU144



SYMBOL	DIMENSIONS		
	MIN.	NOM.	MAX.
A	—	—	1.70
A1	0.05	—	0.15
A2	1.35	1.40	1.45
D	22.00 BSC.		
D1	20.00 BSC.		
D2	7.05 BSC.		
D3	5.85 BSC.		
E	22.00 BSC.		
E1	20.00 BSC.		
E2	7.05 BSC.		
E3	5.85 BSC.		

SYMBOL	DIMENSIONS		
	MIN.	NOM.	MAX.
b	0.17	0.22	0.27
e	0.50 BSC.		
R1	0.08	—	—
R2	0.08	—	0.20
θ	0°	4°	8°
c	0.12	—	0.20
L	0.45	0.60	0.75
L 1	1.00 REF.		
L 2	0.25		

002-10858 *A

PACKAGE OUTLINE, 144 LEAD TQFP
20.0X20.0X1.7 MM LEU144

14. Errata

This section describes the errata for the S6J3110 Series. Details include errata trigger conditions, scope of impact, available workarounds, and silicon revision applicability. Contact your local Cypress Sales Representative if you have questions.

Part Numbers Affected

Part Number
S6J311AHACSE20000
S6J3119HACSE20000

S6J3110 Qualification Status

Product Status: Production

Errata Summary

The following table defines the errata applicability to available S6J3110 Series devices.

Items	Part Number	Fix Status
1. MCAN Wrong Message Transmission	S6J311AHACSE20000 S6J3119HACSE20000	No silicon fix planned
2. CAN FD controller message order inversion when transmitting from dedicated Tx Buffers configured with same Message ID		
3. CAN FD: Incomplete description of Dedicated Tx Buffers and Tx Queue related to transmission from multiple buffers configured with the same Message ID		

1. MCAN Wrong Message Transmission

■ Problem Definition

There is a possibility a message with an ID (arbitration field) and a format and DLC (control field) is transmitted which was not configured by the application. The message itself is syntactically correct and can be received by other nodes.

The occurrence of the limitation requires a certain relationship in time between a transmission request for sending a message and the coincidence of noise in the 3rd bit of intermission field which is treated as the start of new message transmission (SoF).

■ Trigger Condition

Under the following conditions a message with wrong ID, format and DLC is transmitted:

- M_CAN is in state "Receiver" (PSR.ACT = "10"), no pending transmission.
- A new transmission is requested after sample point of 2nd bit of intermission but before the 3rd bit of Intermission is reached.
- The CAN bus is sampled dominant at the third bit of Intermission which is treated as SoF (see ISO11898-1:2015 Section 10.4.2.2).

■ Scope of Impact

Under the conditions listed above it may happen, that:

- The shift register is not loaded with ID, format, and DLC of the requested message.
- The M_CAN will start arbitration with wrong ID, format, and DLC.
- In case the ID won arbitration, a CAN message with valid CRC is transmitted.

- In case this message is acknowledged, the ID stored in the Tx Event FIFO is the ID of the requested Tx message and not the ID of the message transmitted on the CAN bus
- Neither an error is detected by the transmitting node nor at the receiving node.

■ Workaround

Workaround 1:

This workaround avoids submitting a transmission request in the critical time window of about one bit time before the sample point of the 3rd bit of intermission field when on other pending transmission request exists:

- Request a new transmission if another transmission is already pending or when the M_CAN / M_TTCAN is not in state "Receiver" (when PSR.ACT ≠ "10").
- If no pending transmission request exists, the application software needs to evaluate the Rx Interrupt flags IR.DRX, IR.RF0N, IR.RF1N which are set at the last bit of EoF when a received and accepted message gets valid.
- A new transmission may be requested by writing to TXBAR once the Rx interrupt occurred and the application waited another 3 bit times before submitting its Tx request. Note the Rx interrupt is generated at the last bit of EoF which is followed by three bits of Intermission.
- The application has to take care that the transmission request for the CAN Protocol Controller is activated before the critical window of the following reception is reached.

A supplemental action can be applied in order to detect messages which contain wrong ID and control field information:

- A checksum covering arbitration and control fields can be added to the data field of the message to be transmitted, to detect frames transmitted with wrong arbitration and control fields.

Workaround 2:

This workaround ensures that always at least one pending Tx request exists. If that is the case, the application may launch its Tx requests at any time without suffering from the limitation.

- Define a low priority message with DLC = 0 that can be sent without harm. E.g. loses arbitration against all other application messages, does not pass any acceptance filter of nodes in the same network. DLC = 0 shall reduce latency for other application messages.
- Configure sufficient Tx buffers – at least two - for this message type thus that there is always another one waiting to be sent. E.g. an application that cannot react quickly enough with the time a single message of this type is sent, more than 2 Tx buffer may become necessary.
- The application uses the standard interfaces of the CAN / CAN FD stack to feed these messages.
- Whenever Tx confirmation is indicated for the second but last message of this type with pending Tx request, the application needs to submit at least one new Tx request. Note Tx confirmation is a standard feature in the AUTOSAR SW architecture.
- Before initially leaving INIT state of the M_CAN IP by clearing CCCR.INIT bit, make sure to activate a Tx request after having cleared CCCR.CCE. This will ensure that the conditions for the occurrence of the limitation when synchronizing to the CAN bus the first time after RESET are prevented.

■ Fix Status

No silicon fix planned

2. CAN FD controller message order inversion when transmitting from dedicated Tx Buffers configured with same Message ID

■ Problem Definition

CAN FD controller message order inversion when multiple Tx Buffers that are configured with the same Message ID have pending Tx requests.

■ Configuration

Several Tx Buffers are configured with the same Message ID. Transmission of these Tx Buffers is requested sequentially with a delay between the individual Tx requests.

■ Expected behavior

When multiple Tx Buffers that are configured with the same Message ID have pending Tx requests, they shall be transmitted in ascending order of their Tx Buffer numbers. The Tx Buffer with lowest buffer number and pending Tx request is transmitted first.

■ Observed behavior

It may happen, depending on the delay between the individual Tx requests, that where multiple Tx Buffers are configured with the same Message ID the Tx Buffers are not transmitted in order of the Tx Buffer number (lowest number first).

■ Workaround

First, write the group of Tx messages with the same Message ID to the Message RAM and then request transmission of all these messages concurrently by a single write access to TXBAR. Before requesting a group of Tx messages with this Message ID, ensure that no message with this Message ID has a pending Tx request.

Applications not able to use the above workaround can implement a counter within the data section of their messages sent with same ID in order to allow the recipients to determine the correct sending sequence.

■ Fix Status

No silicon fix planned

3. CAN FD: Incomplete description of Dedicated Tx Buffers and Tx Queue related to transmission from multiple buffers configured with the same Message ID

■ Problem Definition

There was an incomplete description related to transmission from multiple buffers configured with the same Message ID in Section 3.5.2 Dedicated Tx Buffers and Section 3.5.4 Tx Queue of the Hardware Manual..

■ Detailed explanation

The following is the updated description in Section 3.5.2 Dedicated Tx Buffers and Section 3.5.4 Tx Queue of the Hardware Manual.

Section 3.5.2 Dedicated Tx Buffers:

- Original content in the hardware manual:

In case that multiple Tx Buffers are configured with the same Message ID, the Tx Buffer with the lowest buffer number is transmitted first.

- Enhancement:

These Tx buffers shall be requested in ascending order with the lowest buffer number first. Alternatively, all Tx buffers configured with the same Message ID can be requested simultaneously by a single write access to TXBAR.

Section 3.5.4 Tx Queue:

- Original content in the Hardware Manual:

In case that multiple Queue Buffers are configured with the same Message ID, the Queue Buffer with the lowest buffer number is transmitted first.

- Replacement:

In case that multiple Tx Queue buffers are configured with the same Message ID, the transmission order depends on numbers of the buffers where the messages were stored for transmission. As these buffer numbers depend on the then current states of the PUT index, a prediction of the transmission order is not possible.

- Original content in the Hardware Manual:

An Add Request cyclically increments the Put Index to the next free Tx Buffer.

- Replacement:

The Put Index always points to that free buffer of the Tx Queue with the lowest buffer number.

■ **Workaround**

In case a defined order of transmission is required the Tx FIFO shall be used for transmission of messages with the same Message ID. Alternatively dedicated Tx buffers with same Message ID shall be requested in ascending order with lowest buffer number first or by a single write access to TXBAR. Alternatively, a single Tx Buffer can be used to transmit those messages one after the other.

■ **Fix Status**


No silicon fix planned. Use workaround.

Hardware Manual will be updated accordingly.

15. Appendix

15.1 Application 1: JTAG tool connection

This is an application example of JTAG tool connection. See the relevant application note AN203911 in detail.



16. Major Changes

Spanansion Publication Number: S6J311A_DS708-00004



Page	Section	Change Results
Revision 0.1		
-	-	Initial release
Revision 1.0		
1,3	Cover	Added the family product names(S6J3119HAA / S6J3118HAA)
1,3	Cover	Revised the level of this data sheet as full production
6	2. Features 2.2 Peripheral Functions	Added the information about the memory capacity expansion
7	2. Features 2.2 Peripheral Functions	Revised the CAN transfer speed to 5Mbps
9	3. Product Lineup	Added the specifications as full production
11	4. Pin Assignment	Revised the product names of title S6J311AHAA-> S6J311xHAA
12	5. Pin Description	Revised the product names of title S6J311AHAA-> S6J311xHAA
12~21	5. Pin Description	Revised the product names of Pin No. S6J311AHAA-> S6J311xHAA
30	8. Handling Devices	Revised the note of "About power supply pins"
32	8. Handling Devices	Revised the note of "About C pin processing"(Delete "and pin 38")
33	9. Block Diagram	Revised the block diagram of S6J311xHAA as full production
34	10. Memory Map	Revised the memory map of S6J311xHAA (added information of S6J3119HAA / S6J3118HAA)
36	10.Memory Map	Revised the product names of title S6J311AHAA-> S6J311xHAA
42,44,52,55	12. Electrical Characteristics	Added the product names S6J311AHAA-> S6J311xHAA
42	12. Electrical Characteristics 12.1 Absolute Maximum Ratings	Revised "Remarks" of Analog supply voltage to "AV _{CC} =V _{CC} "
42	12. Electrical Characteristics 12.1 Absolute Maximum Ratings	Revised the note of *2
42	12. Electrical Characteristics 12.1 Absolute Maximum Ratings	Revised the symbol of Maximum clamp current
43	12. Electrical Characteristics 12.1 Absolute Maximum Ratings	Moved the note of *8 to the bottom of note
44	12. Electrical Characteristics 12.2 Recommended Operating Conditions	Delete the information about CS2
44	12. Electrical Characteristics 12.2 Recommended Operating Conditions	Revised C pin connection diagram
44	12. Electrical Characteristics 12.2 Recommended Operating Conditions	Added "Remarks" of Smoothing capacitor
45	12. Electrical Characteristics 12.3 DC Characteristics	Revised the minimum value of VIH6 2.0 -> 2.3
52	12. Electrical Characteristics 12.3 DC Characteristics	Revised the following DC characteristics I _{CC5} , I _{CCS5} , I _{CC_T52} , I _{CC_H52}
55	12. Electrical Characteristics 12.4.2 Internal Clock Timing	Revised the product names in the table S6J311AHAA-> S6J311xHAA
55	12. Electrical Characteristics 12.4.2 Internal Clock Timing	Delete the line of FCDO_CLK and tCD0_CLK
57	12. Electrical Characteristics 12.4.2 Internal Clock Timing	Revised the note as follow FCDO_CLK->FCPU_CLK
58	12. Electrical Characteristics 12.4.2 Internal Clock Timing	Revised the voltage value of Hysteresis input pin (TTL). 2.0V -> 2.3V
60	12. Electrical Characteristics 12.4.4 Power-on Conditions	Revised the value of Level detection voltage
60	12. Electrical Characteristics 12.4.4 Power-on Conditions	Added the line of Level release voltage

Page	Section	Change Results
75	12. Electrical Characteristics 12.4.5.1 CSIO Timing (SMR:MD[2:0]=010B)	Added the Figure of 5-1-7(1st, 2nd, 3rd)
82	12. Electrical Characteristics 12.6 Trigger Input Timing	Deleted the following pin names in the table of "Input pulse width" and figure of "Trigger input timing" "RX0", "RXx"
86	12. Electrical Characteristics 12.11.1 Electrical Characteristics	Revised the value of "Analog port input current" in the table, and revised the pin name note *7 to *9
86	12. Electrical Characteristics 12.11.1 Electrical Characteristics	Revised the pin name note of "Variation between channels" *7 -> *10
89	12. Electrical Characteristics 12.11.3 Definition of Terms	Revised the note of "Total error"
91	12. Electrical Characteristics 12.12 Definition of Terms	Deleted the note *3
92	13. Ordering Information	Revised the note of "Package"
92	14. Part Number Option	Added the part number options as full production
Revision *A		
1	Features Cortex-R5 Core	Revised the following note (Error) ECC support for the TCM ports (Correct) ECC support for the TCM ports for RAM
1	Features Peripheral Functions	Revised the full production and SHE-OFF series as follows: (Correct) Built-in flash memory size -Program: 1024 K + 64 KB (S6J311AHzB*) / 768 K + 64 KB (S6J3119HzB*) / 512 K + 64 KB (S6J3118HzB*) -Work: 48 KB (S6J311AHzB*) / 48 KB (S6J3119HzB*) / 48 KB (S6J3118HzB*) *z: A/B
1	Features Peripheral Functions	Revised the full production and SHE-OFF series as follows: (Correct) Built-in RAM size -TCRAM 64 KB (S6J311AHzB*) / 48 KB (S6J3119HzB*) / 32 KB (S6J3118HzB*) -System SRAM 16 KB (S6J311AHzB*) / 16 KB (S6J3119HzB*) / 16 KB (S6J3118HzB*) -Backup RAM 8 KB (S6J311AHzB*) / Backup RAM 8 KB (S6J3119HzB*) / Backup RAM 8 KB (S6J3118HzB*) *z: A/B
1	Features Peripheral Functions	Revised the full production and SHE-OFF series as follows: (Correct) General-purpose ports: 116 channels (S6J311AHzB*) / 116 channels (S6J3119HzB*) / 116 channels (S6J3118HzB*) *z: A/B
1	Features Peripheral Functions	Revised the full production and SHE-OFF series as follows: (Correct) A/D converter (successive approximation type) 12-bit resolution, 2 units mounted: Max 56 channels (25 channels + 31 channels) (S6J311AHzB*) / Max 56 channels (25 channels + 31 channels) (S6J3119HzB*) / Max 56 channels (25 channels + 31 channels) (S6J3118HzB*) *z: A/B
1	Features Peripheral Functions	Revised the full production and SHE-OFF series as follows: (Correct) Multi-function serial (transmission and reception FIFOs mounted) :Max 4 channels (S6J311AHzB*) / Max 4 channels (S6J3119HzB*) / Max 4 channels (S6J3118HzB*) *z: A/B

Page	Section	Change Results						
1	FEATURES Peripheral Functions	Added the following function lists: <I ² C> - Full-duplex double buffering system, 64-byte transmission FIFO, 64-byte reception FIFO. -Standard mode (Max. 100kbps) is supported only. -DMA transfer is supported						
2	FEATURES Peripheral Functions CAN controller: CAN-FD Max 1 channel	Added the following function list: -32 message buffer/channel (transmission message buffer size)						
2	Features Peripheral Functions	Revised the full production and SHE-OFF series as follows: (Correct) -Package: LEU144 (S6J311xHzB*) *z: A/B						
2	Features Peripheral Functions	Added "-Partial wakeup function"						
4	1. Product Lineup	Revised the full production and SHE-OFF series of "Table 3-1 Memory Size" (Error) S6J311AHAA S6J3119HAA S6J3118HAA (Correct) S6J311AHzB* S6J3119HzB* S6J3118HzB* *z: A/B						
4	1. Product Lineup	Added Table 3-2. SHE option as follows: Table 1-2. SHE option <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td></td> <td>S6J311xHAB*</td> <td>S6J311xHBB*</td> </tr> <tr> <td>Security (SHE)</td> <td>ON</td> <td>OFF</td> </tr> </table> * x: A/9/8		S6J311xHAB*	S6J311xHBB*	Security (SHE)	ON	OFF
	S6J311xHAB*	S6J311xHBB*						
Security (SHE)	ON	OFF						
4	1. Product Lineup	Revised the full production and SHE-OFF series of "Table 1-3: Product Lineup" (Error) S6J311xHAA (Correct) S6J311xHzB* * x: A/9/8, z: A/B						
5	1.Product Lineup	Added "Partial wakeup function"						

Page	Section	Change Results																								
6	2. Pin Assignment	<p>Revised "Figure 2-1 Pin Assignment for S6J311xHzB*" as follows. (Correct) * x: A/9/8, z: A/B</p>																								
7	3. Pin Description	<p>Revised the tables as follows for full production. (Correct) Table 3-1 S6J311xHzB* Pin Functions * x: A/9/8, z: A/B</p>																								
7 to 13	3. Pin Description	<p>Added the I2C function to Pin 6,7,18,19,25,28,135,136.</p> <table border="0"> <tr> <td>Pin 6</td> <td>SDA3_0</td> <td>I²C bus ch.3 serial data I/O pin</td> </tr> <tr> <td>Pin 7</td> <td>SCL3_0</td> <td>I²C bus ch.3 serial clock I/O pin</td> </tr> <tr> <td>Pin 18</td> <td>SDA0_0</td> <td>I²C bus ch.0 serial data I/O pin</td> </tr> <tr> <td>Pin 19</td> <td>SCL0_0</td> <td>I²C bus ch.0 serial clock I/O pin</td> </tr> <tr> <td>Pin 25</td> <td>SDA1_0</td> <td>I²C bus ch.1 serial data I/O pin</td> </tr> <tr> <td>Pin 28</td> <td>SCL1_0</td> <td>I²C bus ch.1 serial clock I/O pin</td> </tr> <tr> <td>Pin 135</td> <td>SDA2_0</td> <td>I²C bus ch.2 serial data I/O pin</td> </tr> <tr> <td>Pin 136</td> <td>SCL2_0</td> <td>I²C bus ch.2 serial clock I/O pin</td> </tr> </table>	Pin 6	SDA3_0	I ² C bus ch.3 serial data I/O pin	Pin 7	SCL3_0	I ² C bus ch.3 serial clock I/O pin	Pin 18	SDA0_0	I ² C bus ch.0 serial data I/O pin	Pin 19	SCL0_0	I ² C bus ch.0 serial clock I/O pin	Pin 25	SDA1_0	I ² C bus ch.1 serial data I/O pin	Pin 28	SCL1_0	I ² C bus ch.1 serial clock I/O pin	Pin 135	SDA2_0	I ² C bus ch.2 serial data I/O pin	Pin 136	SCL2_0	I ² C bus ch.2 serial clock I/O pin
Pin 6	SDA3_0	I ² C bus ch.3 serial data I/O pin																								
Pin 7	SCL3_0	I ² C bus ch.3 serial clock I/O pin																								
Pin 18	SDA0_0	I ² C bus ch.0 serial data I/O pin																								
Pin 19	SCL0_0	I ² C bus ch.0 serial clock I/O pin																								
Pin 25	SDA1_0	I ² C bus ch.1 serial data I/O pin																								
Pin 28	SCL1_0	I ² C bus ch.1 serial clock I/O pin																								
Pin 135	SDA2_0	I ² C bus ch.2 serial data I/O pin																								
Pin 136	SCL2_0	I ² C bus ch.2 serial clock I/O pin																								

Page	Section	Change Results
11	3. Pin Description	<p>Added the Partial wakeup function from Pin 78to Pin 81, and from Pin 85 to Pin88.</p> <p>78 AN40 ADC analog 40 input pin PWU_AN0 Partial wakeup ADC analog 0 input pin</p> <p>79 AN41 ADC analog 41 input pin PWU_AN1 Partial wakeup ADC analog 1 input pin</p> <p>80 AN42 ADC analog 42 input pin PWU_AN2 Partial wakeup ADC analog 2 input pin</p> <p>81 AN43 ADC analog 43 input pin PWU_AN3 Partial wakeup ADC analog 3 input pin</p> <p>85 AN44 ADC analog 44 input pin PWU_AN4 Partial wakeup ADC analog 4 input pin</p> <p>86 AN45 ADC analog 45 input pin PWU_AN5 Partial wakeup ADC analog 5 input pin</p> <p>87 AN46 ADC analog 46 input pin PWU_AN6 Partial wakeup ADC analog 6 input pin</p> <p>88 AN47 ADC analog 47 input pin PWU_AN7 Partial wakeup ADC analog 7 input pin</p>
12	3.Pin Description	<p>Revised the "I/O Circuit Type "and add PWUTRG to Pin 107 (Correct)</p> <p>107 P321 - R General-purpose output port PWUTRG - Partial wakeup trigger output pin</p>

Page	Section	Change Results
15	4. I/O Circuit Types	<p>Revised Type C of "I/O Circuit Type" as follows: (Correct)</p> 
17	4. I/O Circuit Types	<p>Added Type R to "11. I/O Circuit Type" R</p>  <p>Output of 2 mA</p>
22	5.Handling Devices	<p>Revised the following notice. (Error) About the Power-on Time To prevent the internal built-in voltage step-down circuit from malfunctioning, secure a voltage rising time of 50 μs (between 0.2 V and 2.7 V) or longer at the power-on time. (Correct) About the Power-on Time To prevent a malfunction of the voltage step-down circuit built in the device, the voltage rising must be monotonic during power-on.</p>
22	5.Handling Devices	<p>Revised the item as follows: (Error) This device has a built-in voltage step-down circuit. Be sure to connect a capacitor to the C pin (pin 126 in S6J311xHAA specifications) (Correct) This device has a built-in voltage step-down circuit. Be sure to connect a capacitor to the C pin (pin 126 in S6J311xHzB* specifications) *x:A/9/8, z: A/B</p>
23	7.Block Diagram	<p>Revised the title as follows: (Error) Figure 7-1 S6J311xHAA Block Diagram (Correct) Figure 7-1 S6J311xHzB* Block Diagram * x: A/9/8, z: A/B</p>
23	7.Block Diagram	Added "Partial Wake up" to "Block Diagram"
24	8.Memory Map	<p>Revised Figure 8-1 as follows (Correct) Figure 8-1 Memory Map (S6J311AHzB/9HzB/8HzB*) * z: A/B</p>
25	8.Memory Map	<p>Added item as follows: "The ECC movement in TCM port is based on ECC setting inside the CPU."</p>

Page	Section	Change Results															
26	8.Memory Map	Revised " S6J311xHAA Peripheral Map" as follows (Correct) S6J311xHzB* Peripheral Map * x:A/9/8, z:A/B															
28	8.Memory Map	Added "Partial Wake Up" to address of "B484_8400 to B484_87FF". <table border="1" data-bbox="792 527 1495 562"> <tr> <td>B484_8400</td> <td>B484_87FF</td> <td>APPS #5</td> <td>A/D unit1 . Partial Wake Up</td> <td>297</td> </tr> </table>	B484_8400	B484_87FF	APPS #5	A/D unit1 . Partial Wake Up	297										
B484_8400	B484_87FF	APPS #5	A/D unit1 . Partial Wake Up	297													
28	8.Memory Map	Revised the memory map of APPS#5 as follows. (Correct) <table border="1" data-bbox="792 674 1393 783"> <tr> <td>B484_8C00</td> <td>B484_8FFF</td> <td></td> <td>Reserved</td> <td>-</td> </tr> <tr> <td>B484_9000</td> <td>B484_93FF</td> <td>APPS #5</td> <td>Global Timer</td> <td>300</td> </tr> <tr> <td>B484_9400</td> <td>B484_FFFF</td> <td></td> <td>Reserved</td> <td>-</td> </tr> </table>	B484_8C00	B484_8FFF		Reserved	-	B484_9000	B484_93FF	APPS #5	Global Timer	300	B484_9400	B484_FFFF		Reserved	-
B484_8C00	B484_8FFF		Reserved	-													
B484_9000	B484_93FF	APPS #5	Global Timer	300													
B484_9400	B484_FFFF		Reserved	-													
28	8. Memory Map	Added the following comments and restriction under the table of "APPS#5 area" When MPU attribute of Cortex-R5 is configured as "Normal", store buffer inside Cortex-R5 can operate and write data can be merged. To avoid influence of this data merger, MPU attribute "Device" or "Strongly Ordered" should be used. MPU attribute "Device" or "Strongly Ordered" must be used for areas below, to avoid this influence. - Backup RAM area (BACKUP_RAM) [0E80_0000 ~ 0E87_FFFF] - Peripheral area (Peri area) [B000_0000 ~ B7FF_FFFF] - Error Config area (ERRCFG) [FFFE_E000 ~ FFFE_FFFF] MPU attribute "Device" or "Strongly Ordered" is required for accesses to areas below, in particular situation. - FLASH Memory (when writing commands) SHE OFF product is prohibited to access SHE area (B200_0000 to B20F_FFFF)															
29,30	9. Pin Status in CPU Status	Added Pin name about I ² C and PWU to Table 9-1 Pin State Table (1/2) and Table 9-2 Pin State Table (2/2).															
31	9. Pin Status in CPU Status	Added the item as follows *5: When the PWU function is enabled, a change to output occurs. *7: When PPC_PCFGrijj:POF[2:0] is set to initial value.															
32,33	10. Electrical Characteristics 10.1 Absolute Maximum Ratings	Revised "S6J311xHAA" to "S6J311xHzB" Added "* x:A/9/8, z:A/B" to "**8".															
34	10. Electrical Characteristics 10.2 Recommended Operating Conditions	Revised "S6J311xHAA" to "S6J311xHzB" Added "* x: A/9/8, z: A/B".															

Page	Section	Change Results
35	10. Electrical Characteristics 10.2 Recommended operating conditions	Added the following notes -The following condition should be satisfied in order to facilitate heat dissipation. 1.4 or more layers PCB should be used. 2.The area of PCB should be 114.3 mm x 76.2 mm or more, and the thickness should be 1.6 mm or more. (JEDEC standard) 3.1 layer of middle layers at least should be used for dedicated layer to radiate heat with residual copper rate 90% or more. The layer can be used for system ground. 4.35~50% of the die stage area which is exposed at back surface of package should be soldered to a part of 1st layer. 5.The part of 1st layer should be connected to the dedicated heat radiation layer with more than 10 thermal via holes.
35	10. Electrical Characteristics 10.2 Recommended operating conditions	Added the following notes -Figure10.2-1 is a schematic diagram showing PCB in section. -Figure10.2-2 in the following pages are recommended land patterns for each package series. Thermal via holes should closely be placed and aligned with lands. -If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.
35,36	10. Electrical Characteristics 10.2 Recommended operating conditions	Added the following figures Figure 10.2-1: Example thermal via holes on PCB. Figure 10.2-2: Land Pattern and Thermal Via LEU144
41	10. Electrical Characteristics 10.3 DC Characteristics	Deleted the pin name “P321” in Rup3 of Pull-up register.
43	10. Electrical Characteristics 10.3 DC Characteristics	Revised “S6J311xHAA” to “S6J311xHzB” Added** x: A/9/8, z: A/B”.
43	10. Electrical Characteristics 10.3 DC Characteristics	Added the following symbol and value I _{CCP}
45	10. Electrical Characteristics 10.4.2 Internal Clock Timing	Revised “S6J311xHAA” to “S6J311xHzB” Added** x: A/9/8, z: A/B”.
49	10. Electrical Characteristics 10.4.4 Power-on Conditions	Deleted the Slope detection undetected specification. Added the Power ramp rate and Maximum ramp rate guaranteed to not generate power-on reset. *1, *2: Changed the sentence. Added *3, *4, Note, Figure at the Power off time, Power ramp rate, Maximum ramp rate guaranteed to not generate power-on reset.
69,70	10. Electrical Characteristics 10.4.5.4 I2C timing (SMR:MD[2:0]=100B)	Added”10.4.5.4 I2C timing (SMR:MD[2:0]=100B)” as a new item.
75	10. Electrical Characteristics 10.9 Low-Voltage Detection (RAM Retention Low-Voltage Detection)	Revised the title in 10.9 “Internal Low-Voltage Detection” to “RAM Retention Low-Voltage Detection”.
75	10. Electrical Characteristics 10.10 Low-Voltage Detection (1.2 V Power Supply Low-Voltage Detection)	Added the notice *4
81	11. Ordering Information	Added SHE option to the part number
81	11. Ordering Information	Revised Package Code “LES144” to “LEU144”
81	12. Part Number Option	Added Part Number Option “z” as SHE option
Revision *I		
77, 79, 80	14. Errata	Added about CAN FD controller message order inversion when transmitting from dedicated Tx Buffers configured with same Message ID

Revision *J		
77, 79, 80	14. Errata	Added CAN FD incomplete description of Dedicated Tx Buffers and Tx Queue related to transmission from multiple buffers configured with the same Message ID

NOTE: Please see “Document History” for later revised information.

Document History

Document Title: S6J311A, S6J3119 32-Bit TRAVEO™ T1G Family S6J3110 Series Microcontroller Datasheet
Document Number: 002-04632

Revision	ECN	Submission Date	Description of Change
**	-	01/16/2015	Migrated to Cypress and assigned document number 002-04632. No change to document contents or format.
*A	5272677	05/16/2016	Updated to Cypress format. Adapted to full-production. Added some characteristics. For detail, see “Major Changes”.
*B	5311072	06/20/2016	Page 1, Revised the title as follows (error) S6J3110 Series 32-Bit Traveo™ Family Microcontroller Datasheet (correct) S6J311A, S6J3119, S6J3118 32-Bit Traveo™ Family S6J3110 Series Microcontroller Datasheet Page 2, Features Added “CAN-FD (V3.2.0)” under “CAN controller: CAN-FD Max 1 channel”. In page of 1,2,4 to 14,22 to 24,26,32,34,43,45,46,49,81 Revised part number from S6J311xxxB to S6J311xxxC.
*C	5375461	07/27/2016	Page49, 10.4.4 Power-on Conditions Revised Level detection time from 30 to 540, Revised *1 to *4 and Note. Page75, 10.9 Low-Voltage Detection (RAM Retention Low-Voltage Detection)

Revision	ECN	Submission Date	Description of Change
			Added * and Note to Detection voltage. Page75, 10.10 Low-Voltage Detection (1.2 V Power Supply Low-Voltage Detection) Added * and Note to Detection voltage.
*D	5554882	12/15/2016	Page 82, Replaced 13. Package Dimensions Page 83, Added 14. Appendix
*E	5782586	06/22/2017	Updated Cypress logo. Updated Copyright.
*F	5998871	12/19/2017	Sunset update. Updated Figure (spec 002-10858 ** to *A) in Package Diagram.
*G	6231567	07/06/2018	Part Number Option is updated.
*H	6294152	08/29/2018	Page 77 Added 14. Errata
*I	7100292	03/08/2021	Updated 14. Errata. For details, see 16. Major Changes.
*J	7388124	10/25/2021	Updated 14. Errata. For details, see 16. Major Changes.

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

Arm® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6 MCU](#)

Cypress Developer Community

[Community](#) | [Code Examples](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/support

Arm and Cortex are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

© Cypress Semiconductor Corporation, 2015-2021. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure of the High-Risk Device, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any use of a Cypress product as a Critical Component in a High-Risk Device. You shall indemnify and hold Cypress, its directors, officers, employees, agents, affiliates, distributors, and assigns harmless from and against all claims, costs, damages, and expenses, arising out of any claim, including claims for product liability, personal injury or death, or property damage arising from any use of a Cypress product as a Critical Component in a High-Risk Device. Cypress products are not intended or authorized for use as a Critical Component in any High-Risk Device except to the limited extent that (i) Cypress's published data sheet for the product explicitly states Cypress has qualified the product for use in a specific High-Risk Device, or (ii) Cypress has given you advance written authorization to use the product as a Critical Component in the specific High-Risk Device and you have signed a separate indemnification agreement.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.