STU5N80K5



N-channel 800 V, 1.50 Ω typ., 4 A MDmesh™ K5 Power MOSFET in an IPAK package

Datasheet - preliminary data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	ΙD
STU5N80K5	V 008	1.75 Ω	4 A

- Industry's lowest R_{DS(on)} x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

Applications

• Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packing
STU5N80K5	5N80K5	IPAK	Tube

Contents STU5N80K5

Contents

1	Electric	cal ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	_	IPAK type A mechanical data	
5	Revisio	on history	11

STU5N80K5 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{GS}	Gate-source voltage	±30	V
I_{D}	Drain current (continuous) at T _C = 25 °C	4	Α
I _D	Drain current (continuous) at T _C = 100 °C	2.3	Α
I _D ⁽¹⁾	Drain current (pulsed)	16	Α
P _{TOT}	Total dissipation at T _C = 25 °C	60	W
dv/dt (2)	Peak diode recovery voltage slope	4.5	1//
dv/dt (3)	MOSFET dv/dt ruggedness	50	V/ns
Tj	Operating junction temperature range	FE to 150	°C
T _{stg}	Storage temperature range	- 55 to 150	.0

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	2.08	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	100	°C/W

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
lar	Avalanche current, repetitive or not repetitive (pulse width limited by T_{jmax})	1.2	Α
Eas	Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	165	mJ

⁽¹⁾Pulse width limited by safe operating area.

 $^{^{(2)}}I_{SD} \leq 4$ A, di/dt =100 A/ $\mu s;$ VDS peak < V(BR)DSS, VDD = 640 V.

 $^{^{(3)}}V_{DS} \le 640 \text{ V}.$

Electrical characteristics STU5N80K5

2 Electrical characteristics

T_C = 25 °C unless otherwise specified

Table 5: On/off-state

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	800			V
	Zaro goto voltago drain	$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$			1	μΑ
IDSS	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V},$ $T_{C} = 125 \circ C^{(1)}$			50	μΑ
I _{GSS}	Gate body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±10	μΑ
$V_{GS(th)}$	Gate threshold voltage	$V_{DD} = V_{GS}$, $I_D = 100 \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 2 A		1.50	1.75	Ω

Notes:

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	177	-	pF
Coss	Output capacitance	V _{DS} = 100 V, f = 1 MHz,	-	15	-	pF
C _{rss}	Reverse transfer capacitance	$V_{GS} = 0 V$	-	0.3	-	pF
C _{o(tr)} (1)	Equivalent capacitance time related	V 0 V V 0 40 C40 V	-	33	-	pF
C _{o(er)} ⁽²⁾	Equivalent capacitance energy related	$V_{GS} = 0 \text{ V}, V_{DS} = 0 \text{ to } 640 \text{ V}$	-	12	-	pF
Rg	Intrinsic gate resistance	f = 1 MHz, I _D = 0 A	-	16	-	Ω
Qg	Total gate charge	V _{DD} = 640 V, I _D = 4 A	-	5	-	nC
Qgs	Gate-source charge	V _{GS} = 0 to 10 V	-	1.7	-	nC
Q_{gd}	Gate-drain charge	(see Figure 15: "Test circuit for gate charge behavior")	-	2.9	-	nC

Notes:

⁽¹⁾Defined by design, not subject to production test.

 $^{^{(1)}}C_{O(tr)}$ is a constant capacitance value that gives the same charging time as C_{OSS} while V_{DS} is rising from 0 to 80% V_{DSS}

 $^{^{(2)}}$ Co_(er) is a constant capacitance value that gives the same stored energy as Coss while V_{DS} is rising from 0 to 80% V_{DSS}.

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V_{DD} = 400 V, I_{D} = 2 A, R_{G} = 4.7 Ω	-	12.7	-	ns
tr	Rise time	$V_{GS} = 10 \text{ V}$	-	11.7	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 14: "Test circuit for resistive load switching times"	-	23	-	ns
tf	Fall time	and Figure 19: "Switching time waveform")	-	14.8	-	ns

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		4	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		16	Α
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 4 A, V _{GS} = 0 V	-		1.5	V
t _{rr}	Reverse recovery time	I _{SD} = 4 A, di/dt = 100 A/µs,	-	265		ns
Qrr	Reverse recovery charge	V _{DD} = 60 V (see Figure 16: "Test circuit for	-	1.59		μC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	12		Α
t _{rr}	Reverse recovery time	I _{SD} = 4 A, di/dt = 100 A/μs,	-	386		ns
Qrr	Reverse recovery charge	V _{DD} = 60 V, T _i = 150 °C (see <i>Figure 16: "Test circuit for</i>	-	2.18		μC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	11.3		Α

Notes:

Table 9: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)GSO}	Gate-source breakdown voltage	I_{GS} = ±1 mA, I_{D} = 0 A	±30	-	1	٧

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.



⁽¹⁾Pulse width limited by safe operating area

 $^{^{(2)}}$ Pulsed: pulse duration = 300 μ s, duty cycle 1.5%

2.1 Electrical characteristics (curves)

Figure 2: Safe operating area GIPG270420161532SOA Operation in this area is limited by R_{DS(on)} 10¹ t =10 µs t_o=100 μs 10⁰ t,=1 ms t₀=10 ms 10-T_i≤150 °C T_c= 25°C single pulse \vec{V}_{DS} (V) 10² 10° 10¹

Figure 3: Thermal impedance

K $\delta = 0.5$ $\delta = 0.2$ $\delta = 0.05$ $\delta = 0.01$ δ

STU5N80K5

Figure 4: Output characteristics

ID GIPG210420161528OCH

(A)

V_{GS}=11 V

V_{GS}=10 V

V_{GS}=9 V

V_{GS}=8 V

V_{GS}=7 V

V_{GS}=6 V

O


4


8


12

16

V_{DS} (V)







STU5N80K5 Electrical characteristics

Figure 8: Capacitance variations

C
(pF)

10³

10²

C
10¹

10⁻¹

10⁻¹

10⁻¹

10⁰

10¹


10¹


10²


V_{DS} (V)

Figure 9: Normalized gate threshold voltage vs temperature $V_{GS(th)}$ (norm.) GIPG210420161529VTH 1.2 I_D = 100 μA 1.0 8.0 0.6 0.4 0.2 -75 25 75 125 T_i (°C) -25

Figure 10: Normalized on-resistance vs temperature $R_{DS(on)}$ GIPG210420161531RON (norm.) 2.6 $V_{GS} = 10 \text{ V}$ 2.2 1.8 1.4 1.0 0.6 0.2 -75 -25 25 75 125 T_{j} (°C)










Test circuits STU5N80K5

3 Test circuits







STU5N80K5 Package information

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 IPAK type A mechanical data

L2 D b2 (3x) Н **b** (3x) A 1 *B5* 0068771_IK_typeA_rev14 e 1-

Figure 20: IPAK (TO-251) type A package outline

Table 10: IPAK (TO-251) type A package mechanical data

		mm	
Dim.	Min.	Тур.	Max.
А	2.20		2.40
A1	0.90		1.10
b	0.64		0.90
b2			0.95
b4	5.20		5.40
B5		0.30	
С	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
Е	6.40		6.60
е		2.28	
e1	4.40		4.60
Н		16.10	
L	9.00		9.40
L1	0.80		1.20
L2		0.80	1.00
V1		10°	

STU5N80K5 Revision history

5 Revision history

Table 11: Document revision history

Date	Revision	Changes
19-Jun-2017	1	First release.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved