
Vishay Siliconix



# **Power MOSFET**



|--|

D

N-Channel MOSFET

PRODUCT SUMMARY						
V <sub>DS</sub> (V)	500					
R <sub>DS(on)</sub> (Ω)	$V_{GS} = 10 V$	0.55				
Q <sub>g</sub> (Max.) (nC)	51					
Q <sub>gs</sub> (nC)	12					
Q <sub>gd</sub> (nC)	23					
Configuration	Single					

#### **FEATURES**

- Dynamic dV/dt rating
- · Repetitive avalanche rated
- · Fast switching
- · Ease of paralleling
- Simple drive requirements
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912

#### Note

This datasheet provides information about parts that are RoHS-compliant and / or parts that are non RoHS-compliant. For example, parts with lead (Pb) terminations are not RoHS-compliant. Please see the information / tables in this datasheet for details

#### DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

### ORDERING INFORMATION

Package	I <sup>2</sup> PAK (TO-262)
Lead (Pb)-free	IRFSL11N50APbF

<b>ABSOLUTE MAXIMUM RATINGS</b> ( $T_c = 25 \degree C$ , unless otherwise noted)						
PARAMETER	SYMBOL	LIMIT	UNIT			
Drain-Source Voltage			V <sub>DS</sub>	500	v	
Gate-Source Voltage			V <sub>GS</sub>	± 30	V	
$T_{\rm C} = 25 ^{\circ}{\rm C}$			1	11		
Continuous Drain Current	V <sub>GS</sub> at 10 V	$T_{\rm C} = 25 \ ^{\circ}{\rm C}$ $T_{\rm C} = 100 \ ^{\circ}{\rm C}$	Ι <sub>D</sub>	7.0	А	
Pulsed Drain Current <sup>a</sup>	I <sub>DM</sub>	44	]			
Linear Derating Factor				1.3	W/°C	
Single Pulse Avalanche Energy <sup>b</sup>			E <sub>AS</sub>	390	mJ	
Repetitive Avalanche Current <sup>a</sup>			I <sub>AR</sub>	11	A	
Repetitive Avalanche Energy <sup>a</sup>			E <sub>AR</sub>	19	mJ	
Maximum Power Dissipation $T_{\rm C} = 25 ^{\circ}{\rm C}$			PD	190	W	
Peak Diode Recovery dV/dt <sup>c</sup>	dV/dt	4.1	V/ns			
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	- 55 to + 175	°C			
Soldering Recommendations (Peak Temperature) for 10 s				300 <sup>d</sup>	1	

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11) b. Starting T<sub>J</sub> = 25 °C, L = 6.4 mH, R<sub>G</sub> = 25  $\Omega$ , I<sub>AS</sub> = 11 A (see fig. 12)

c.  $I_{SD} \le 11$  A, dI/dt  $\le 185$  A/µs,  $V_{DD} \le V_{DS}$ ,  $T_J \le 175$  °C

d. 1.6 mm from case



www.vishay.com

Vishay Siliconix

THERMAL RESISTANCE RATI						-			
PARAMETER	SYMBOL	TYP	TYP. MAX.		UNIT				
Maximum Junction-to-Ambient	R <sub>thJA</sub>	- 40			°C/W				
Maximum Junction-to-Case (Drain)	R <sub>thJC</sub>	- 0.75				0/11			
<b>SPECIFICATIONS</b> (T <sub>J</sub> = 25 $^{\circ}$ C, u	nless otherw	vise noted)							
PARAMETER	SYMBOL	TES		ONS	MIN.	TYP.	MAX.	UNIT	
Static									
Drain-Source Breakdown Voltage	V <sub>DS</sub>	V <sub>GS</sub>	= 0, I <sub>D</sub> = 25	0 µA	500	-	-	V	
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	e to 25 °C,	I <sub>D</sub> = 1 mA	-	0.57	-	V/°C	
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =	= V <sub>GS</sub> , I <sub>D</sub> = 2	50 µA	2.0	-	4.0	V	
Gate-Source Leakage	I <sub>GSS</sub>		V <sub>GS</sub> = ± 30 \	/	-	-	± 100	nA	
Zero Gate Voltage Drain Current	I	V <sub>DS</sub> =	= 500 V, V <sub>GS</sub>	= 0 V	-	-	25	μA	
Zero date voltage Drain ourrent	IDSS	V <sub>DS</sub> = 400 \	/, V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 150 °C	-	-	250	μΛ	
Drain-Source On-State Resistance	R <sub>DS(on)</sub>	$V_{GS} = 10 V$	I <sub>D</sub> :	= 6.6 A <sup>b</sup>	-	-	0.55	Ω	
Forward Transconductance	9 <sub>fs</sub>	V <sub>DS</sub> =	= 50 V, I <sub>D</sub> = 6	6.6 A <sup>b</sup>	6.0	-	-	S	
Dynamic									
Input Capacitance	C <sub>iss</sub>		V <sub>GS</sub> = 0 V		-	1426	-		
Output Capacitance	C <sub>oss</sub>		$V_{DS} = 25 V$		-	208	-		
Reverse Transfer Capacitance	C <sub>rss</sub>	t = 1	.0 MHz, see	tig. 5	-	9.6	-		
	C <sub>oss</sub> V <sub>GS</sub> =		V <sub>DS</sub> = 1.0 V, f = 1.0 MHz		-	1954	-	- pF	
Output Capacitance		$V_{GS} = 0 V$	$V_{DS} = 400$	V, f = 1.0 MHz	-	53	-	]	
Effective Output Capacitance	Coss eff.		$V_{DS} = 0$	) V to 400 V <sup>c</sup>	-	110	-		
Total Gate Charge	Qg				-	-	51		
Gate-Source Charge	Q <sub>gs</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 11 A see fic	v, V <sub>DS</sub> = 400 V J. 6 and 13 <sup>b</sup>	-	-	12	nC	
Gate-Drain Charge	Q <sub>gd</sub>			,	-	-	23		
Turn-On Delay Time	t <sub>d(on)</sub>				-	14	-		
Rise Time	t <sub>r</sub>	- V:	= 250 V, I <sub>D</sub> =	= 11 A	-	34	-		
Turn-Off Delay Time	t <sub>d(off)</sub>			see fig. 10 <sup>b</sup>	-	32	-	ns	
Fall Time	t <sub>f</sub>	-			-	27	-		
Internal Drain Inductance	L <sub>D</sub>	Between lead 6 mm (0.25")	·		-	4.5	-		
Internal Source Inductance	L <sub>S</sub>	package and die contact	center of		-	7.5	-	nH	
Drain-Source Body Diode Characteristic	s								
Continuous Source-Drain Diode Current	I <sub>S</sub>	MOSFET symbol showing the integral reverse p - n junction diode		-	-	11	A		
Pulsed Diode Forward Current <sup>a</sup>	I <sub>SM</sub>			-	-	44			
Body Diode Voltage	$V_{SD}$	T <sub>J</sub> = 25 °C	C, I <sub>S</sub> = 11 A,	V <sub>GS</sub> = 0 V <sup>b</sup>	-	-	1.5	V	
Body Diode Reverse Recovery Time	t <sub>rr</sub>	– T <sub>J</sub> = 25 °C, I <sub>F</sub> = 11 A, dl/dt = 100 A/μs <sup>b</sup>		-	530	790	ns		
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>			-	3.4	5.1	μC		
Forward Turn-On Time	t <sub>on</sub>	Intrinsic turn-on time is negligible (turr			-on is dor	ninated b	/ $L_S$ and $L_D$ )		

#### Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11) b. Pulse width  $\leq 300 \ \mu$ s; duty cycle  $\leq 2 \ \%$ c.  $C_{oss}$  eff. is a fixed capacitance that gives the same charging time as  $C_{oss}$  while V<sub>DS</sub> is rising from 0 % to 80% V<sub>DS</sub>

S21-0932-Rev. C, 13-Sep-2021

Document Number: 91288

For technical questions, contact: hvm@vishay.com THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000



**Vishay Siliconix** 

#### TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)





Fig. 1 - Typical Output Characteristics






Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature



**Vishay Siliconix** 




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area



### **Vishay Siliconix**




Fig. 8 - Maximum Drain Current vs. Case Temperature




Fig. 9a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case



**Vishay Siliconix** 




Fig. 12a - Unclamped Inductive Test Circuit





Fig. 12b - Unclamped Inductive Waveforms








Fig. 13a - Basic Gate Charge Waveform




Fig. 12d - Typical Drain-to-Source Voltage vs. Avalanche Current




Fig. 13b - Gate Charge Test Circuit

S21-0932-Rev. C, 13-Sep-2021

For technical questions, contact: <u>hvm@vishay.com</u>

Document Number: 91288

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000


6





### **Vishay Siliconix**

#### Peak Diode Recovery dV/dt Test Circuit



a.  $V_{GS}$  = 5 V for logic level devices

#### Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="http://www.vishay.com/ppg?91288">www.vishay.com/ppg?91288</a>.

For technical questions, contact: <u>hvm@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>

### **TO-263AB (HIGH VOLTAGE)**

∕3

ВH B 4

A

н

∕₅∖

Detail A

(Datum A)

D

 $\underline{4}$ 11

Plating					$c \rightarrow \bullet$ $\pm 0.004 \textcircled{0} B$ Base $d \rightarrow d \rightarrow$	• •			1 4	
	MILLIN	<b>IETERS</b>	INC	HES			MILLIN	<b>IETERS</b>	INC	HES
DIM.	MIN.	MAX.	MIN.	MAX.		DIM.	MIN.	MAX.	MIN.	MA
А	4.06	4.83	0.160	0.190		D1	6.86	-	0.270	-
A1	0.00	0.25	0.000	0.010		E	9.65	10.67	0.380	0.4
b	0.51	0.99	0.020	0.039		E1	6.22	-	0.245	-
b1	0.51	0.89	0.020	0.035		е	2.54	BSC	0.100	) BSC
b2	1.14	1.78	0.045	0.070		Н	14.61	15.88	0.575	0.6
b3	1.14	1.73	0.045	0.068		L	1.78	2.79	0.070	0.1
С	0.38	0.74	0.015	0.029		L1	-	1.65	-	0.0
c1	0.38	0.58	0.015	0.023		L2	-	1.78	-	0.0
c2	1.14	1.65	0.045	0.065		L3	0.25	BSC	0.010	) BSC

Α

ECN: S-82110-Rev. A, 15-Sep-08 DWG: 5970

8.38

Notes

D

9.65

0.330

0.380

2. Dimensions are shown in millimeters (inches).

3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outmost extremes of the plastic body at datum A.

L4

5.28

0.188

4.78

4. Thermal PAD contour optional within dimension E, L1, D1 and E1.

- 5. Dimension b1 and c1 apply to base metal only.
- 6. Datum A and B to be determined at datum plane H.
- 7. Outline conforms to JEDEC outline to TO-263AB.



H

A1

B

Gauge plane 0° tọ 8°

L3

Detail "A" Rotated 90° CW

coolo 9.1

**Vishay Siliconix** 

Seating plane

MAX.

0.420

-

0.625

0.110 0.066

0.070

0.208

<sup>1.</sup> Dimensioning and tolerancing per ASME Y14.5M-1994.





D1

**Vishay Siliconix** 




#### I<sup>2</sup>PAK (TO-262) (HIGH VOLTAGE)





T	ead	tin



Scale: None

	MILLIN	IETERS	INC	HES			
DIM.	MIN.	MAX.	MIN.	MAX.			
А	4.06	4.83	0.160	0.190			
A1	2.03	3.02	0.080	0.119			
b	0.51	0.99	0.020	0.039			
b1	0.51	0.89	0.020	0.035			
b2	1.14	1.78	0.045	0.070			
b3	1.14	1.73	0.045	0.068			
с	0.38	0.74	0.015	0.029			
c1	0.38	0.58	0.015	0.023			
c2	1.14	1.65	0.045	0.065			
	ECN: S-82442-Rev. A, 27-Oct-08 DWG: 5977						

	MILLIN	<b>IETERS</b>	INC	HES	
DIM.	MIN.	MAX.	MIN.	MAX.	
D	8.38	9.65	0.330	0.380	
D1	6.86	-	0.270	-	
Е	9.65	10.67	0.380	0.420	
E1	6.22	-	0.245	-	
е	2.54	BSC	0.100 BSC		
L	13.46	14.10	0.530	0.555	
L1	-	1.65	-	0.065	
L2	3.56	3.71	0.140	0.146	

Notes

1. Dimensioning and tolerancing per ASME Y14.5M-1994.

2. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm per side. These dimensions are measured at the outmost extremes of the plastic body.


c →||-

3. Thermal pad contour optional within dimension E, L1, D1, and E1.

4. Dimension b1 and c1 apply to base metal only.



#### **RECOMMENDED MINIMUM PADS FOR D<sup>2</sup>PAK: 3-Lead**



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



Vishay

## Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.