DATASHEET


GENERAL DESCRIPTION

The 843201-375 is a low phase-noise frequency margining synthesizer. In the default mode, the device nominally generates a 375MHz LVPECL output clock signal from a 25MHz crystal input. There is also a frequency margining mode available where the device can be configured, using control pins, to vary the output frequency up or down from nominal by 5%. The 843201-375 is provided in a 16-pin TSSOP package.


FEATURES

- One 375MHz nominal LVPECL output
- Crystal oscillator interface designed for 25MHz, 18pF parallel resonant crystal
- Output frequency can be varied ± 5% from nominal
- VCO range: 700MHz 800MHz
- RMS phase jitter @ 375MHz, using a 25MHz crystal (12kHz - 20MHz): 0.72ps (typical) @ 3.3V
- · Output supply modes Core/Output 3.3V/3.3V 3.3V/2.5V 2.5V/2.5V
- 0°C to 70°C ambient operating temperature
- Available in lead-free (RoHS 6) package
- Functional replacement part 8T49N241-dddNLGI

BLOCK DIAGRAM



PIN ASSIGNMENT



843201-375 16-Lead TSSOP 4.4mm x 5.0mm x 0.92mm package body G Package Top View



FUNCTIONAL DESCRIPTION

The 843201-375 features a fully integrated PLL and therefore requires no external components for setting the loop bandwidth. A 25MHz fundamental crystal is used as the input to the on chip oscillator. In regular mode, the 25MHz crystal frequency is applied directly to the phase detector. In frequency margining mode, the 25MHz crystal frequency is divided by 2 and a 12.5MHz reference frequency is applied to the phase detector. The VCO of the PLL operates over a range of 700MHz to 800MHz. The output of the M divider is also applied to the phase detector. The default mode for the 843201-375 is a nominal 375MHz output. The nominal output frequency can be changed by placing the device into the margining mode using the mode pin and using the margin pin to change the M

feedback divider. Frequency margining mode operation occurs when the MODE input is HIGH. The phase detector and the M divider force the VCO output frequency to be M times the reference frequency by adjusting the VCO control voltage. The output of the VCO is scaled by an output divider prior to being sent to the LVPECL output buffer. The divider provides a 50% output duty cycle. The relationship between the crystal input frequency, the M divider, the VCO frequency and the output frequency is provided in Table 1. When changing back from frequency margining mode to nominal mode, the device will return to the default nominal configuration described above.

TABLE 1. FREQUENCY MARGIN FUNCTION TABLE

MODE	MARGIN	XTAL (MHz)	Pre-Divider (P)	Reference Frequency (MHz)	Feedback Divider	VCO (MHz)	% Change
1	0	25	2	12.5	57	712.5	-5.0
0	Х	25	none	25	30	750	Nom. Mode
1	1	25	2	12.5	63	787.5	5.0



TABLE 2. PIN DESCRIPTIONS

Number	Name	Туре		Description
1, 13	V _{cc}	Power		Positive supply pins.
2	MODE	Input	Pulldown	MODE pin. LOW = default mode. HIGH = frequency margining mode. LVCMOS/LVTTL interface levels.
3, 8, 9	nc	Unused		No connect.
4, 5	XTAL_IN, XTAL_ OUT	Input		Parallel resonant crystal interface. XTAL_OUT is the output, XTAL_IN is the input.
6	Margin	Input	Pulldown	Sets the frequency margin to ±5% in frequency margining mode. See Table 1. LVCMOS/LVTTL interface levels.
7, 12	V _{EE}	Power		Negative supply pins.
10	nPLL_SEL	Input	Pulldown	PLL select pin. When HIGH, PLL is bypassed and input is fed directly to the output dividers. When LOW, PLL is enabled. LVCMOS/LVTTL interface levels.
11	MR	Input	Pulldown	Active High Master Reset. When logic HIGH, the internal dividers are reset causing the true output Q to go low and the inverted output nQ to go high. When logic LOW, the internal dividers and the output is enabled. LVCMOS/LVTTL interface levels.
14	V _{cco}	Power		Output supply pin.
15, 16	nQ, Q	Output		Differential output pair. LVPECL interface levels.

NOTE: Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 3. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C	Input Capacitance			4		pF
R	Input Pulldown Resistor			51		kΩ

TABLE 4. MODE CONTROL INPUT FUNCTION TABLE

Input	Condition
MODE	Q, nQ
0	Default Mode
1	Frequency Margining Mode



ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{cc} 4.6V

Inputs, V_{cc} -0.5V to V_{cc} + 0.5V

Outputs, I

Continuous Current 50mA Surge Current 100mA

Package Thermal Impedance, $\theta_{_{\rm JA}}$ 99.9°C/W (0 lfpm) Storage Temperature, T $_{_{\rm STG}}$ -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 5A. Power Supply DC Characteristics, $V_{cc} = V_{cco} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Positive Supply Voltage		3.135	3.3	3.465	V
V _{cco}	Output Supply Voltage		3.135	3.3	3.465	V
I_	Power Supply Current				108	mA
I _{cc}	Power Supply Current				96	mA
I _{cco}	Output Supply Current				12	mA

Table 5B. Power Supply DC Characteristics, $V_{cc} = 3.3V \pm 5\%, V_{cco} = 2.5V \pm 5\%, TA = 0^{\circ}C$ to $70^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Positive Supply Voltage		3.135	3.3	3.465	V
V _{cco}	Output Supply Voltage		2.375	2.5	2.625	V
I _{EE}	Power Supply Current				108	mA
I _{cc}	Power Supply Current				96	mA
I _{cco}	Output Supply Current				12	mA

Table 5C. Power Supply DC Characteristics, $V_{cc} = V_{cco} = 2.5V \pm 5\%$, $T_A = 0$ °C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Positive Supply Voltage		2.375	2.5	2.625	V
V _{cco}	Output Supply Voltage		2.375	2.5	2.625	V
I _{FF}	Power Supply Current				101	mA
I _{cc}	Power Supply Current				95	mA
I _{cco}	Output Supply Current				6	mA



Table 5D. LVCMOS / LVTTL DC Characteristics, $T_A = 0$ °C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
\ <u></u>	Input High Voltage		V _{cc} = 3.3V	2		V _{cc} + 0.3	V
V IH	Input High Voltage	;	$V_{CC} = 2.5V$	1.7		V _{cc} + 0.3	V
	Input Low Voltogo		$V_{cc} = 3.3V$	-0.3		0.8	V
V _{IL}	Input Low Voltage		$V_{cc} = 2.5V$	-0.3		0.7	V
I _{IH}	Input High Current	MARGIN, MODE, nPLL_SEL, MR	$V_{cc} = V_{\parallel} = 3.465$ or 2.625V			150	μΑ
I	Input Low Current	MARGIN, MODE, nPLL_SEL, MR	$V_{cc} = 3.465V \text{ or } 2.625V,$ $V_{iN} = 0V$	-5			μΑ

TABLE 5E. LVPECL DC CHARACTERISTICS, TA = 0°C TO 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Voltage; NOTE 1		V _{cco} - 1.4		V _{cco} - 0.9	V
V	Output Low Voltage; NOTE 1		V _{cco} - 2.0		V _{cco} - 1.7	V
V	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with 50 Ω to $V_{_{\rm CCO}}$ - 2V.

TABLE 6. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fu	ndamenta	ıl	
Frequency			25		MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF
Drive Level				300	μW

NOTE: Characterized using an 18pF parallel resonant crystal. NOTE: It is not recommended to overdrive the crystal input with an external clock.



Table 7A. AC Characteristics, $V_{cc} = V_{cco} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{out}	Output Frequency			375		MHz
tjit(F)	RMS Phase Jitter (Random); NOTE 1	375MHz, Integration Range: 12kHz - 20MHz		0.72		ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	200		550	ps
odc	Output Duty Cycle		49		51	%

NOTE 1: Refer to Phase Noise Plot.

Table 7B. AC Characteristics, $V_{cc} = 3.3V \pm 5\%, V_{ccc} = 2.5V \pm 5\%, Ta = 0^{\circ}C$ to $70^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{out}	Output Frequency			375		MHz
tjit(F)	RMS Phase Jitter (Random); NOTE 1	375MHz, Integration Range: 12kHz - 20MHz		0.72		ps
t _B / t _F	Output Rise/Fall Time	20% to 80%	200		550	ps
odc	Output Duty Cycle		49		51	%


NOTE 1: Refer to Phase Noise Plot.

Table 7C. AC Characteristics, $V_{cc} = V_{cco} = 2.5V \pm 5\%$, Ta = 0°C to 70°C


Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{out}	Output Frequency			375		MHz
tiit(F)	RMS Phase Jitter (Random); NOTE 1	375MHz, Integration Range: 12kHz - 20MHz		0.88		ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	200		550	ps
odc	Output Duty Cycle		49		51	%

NOTE 1: Refer to Phase Noise Plot.






Typical Phase Noise at 375MHz @ 3.3V/2.5V







Typical Phase Noise at 375MHz @ 2.5V/2.5V






PARAMETER MEASUREMENT INFORMATION






3.3V Core/3.3V OUTPUT LOAD AC TEST CIRCUIT


3.3V Core/2.5V OUTPUT LOAD AC TEST CIRCUIT





2.5V CORE/2.5V OUTPUT LOAD AC TEST CIRCUIT

OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



OUTPUT RISE/FALL TIME



APPLICATION INFORMATION

CRYSTAL INPUT INTERFACE

The 843201-375 has been characterized with 18pF parallel resonant crystals. The capacitor values shown in

Figure 1 below were determined using a 25MHz, 18pF parallel resonant crystal and were chosen to minimize the ppm error.




FIGURE 1. CRYSTAL INPUT INTERFACE

RECOMMENDATIONS FOR UNUSED INPUT PINS

INPUTS:

LVCMOS CONTROL PINS:

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.



TERMINATION FOR 3.3V LVPECL OUTPUT

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50Ω

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. Figures 2A and 2B show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 2A. LVPECL OUTPUT TERMINATION




FIGURE 2B. LVPECL OUTPUT TERMINATION



TERMINATION FOR 2.5V LVPECL OUTPUT

Figure 3A and Figure 3B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50 Ω to V_{cc} - 2V. For V_{cc} = 2.5V, the V_{cc} - 2V is

very close to ground level. The R3 in Figure 3B can be eliminated and the termination is shown in *Figure 3C*.




FIGURE 3A. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 3B. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 3C. 2.5V LVPECL TERMINATION EXAMPLE



POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the 843201-375. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the 843201-375 is the sum of the core power plus the power dissipated due to loading. The following is the power dissipation for $V_{cc} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated due to loading.

- Power (core)_{MAX} = V_{CC_MAX} * I_{EE_MAX} = 3.465V * 108mA = 374.2mW
- Power (outputs)_{MAX} = **30mW/Loaded Output pair**

Total Power $_{\text{MAX}}$ (3.465V) = 374.2mW + 30mW = 404.2mW

2. Junction Temperature.

Junction temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming 0 air flow and a multi-layer board, the appropriate value is 99.9°C/W per Table 8 below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is: $70^{\circ}\text{C} + 0.404\text{W} * 99.9^{\circ}\text{C/W} = 110^{\circ}\text{C}$. This is well below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (multi-layer).

Table 8. Thermal Resistance θ_{JA} for 16-pin TSSOP, Forced Convection

$\theta_{\mathtt{JA}}$ by Velocity (Linear Feet per Minute)				
Multi-Layer PCB, JEDEC Standard Test Boards	0 99.9°C/W	200 35.6°C/W	500 93.5°C/W	



3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 5.




FIGURE 5. LVPECL DRIVER CIRCUIT AND TERMINATION

To calculate power dissipation due to loading, use the following equations which assume a 50Ω load, and a termination voltage of V_{cco} - 2V.

• For logic high, $V_{OUT} = V_{OH.MAX} = V_{CCO.MAX} - 0.9V$

$$(V_{CCO MAX} - V_{OH MAX}) = 0.9V$$

• For logic low, $V_{OUT} = V_{OL_MAX} = V_{CCO_MAX} - 1.7V$

$$(V_{CCO_MAX} - V_{OL_MAX}) = 1.7V$$

Pd_H is power dissipation when the output drives high.

Pd_L is the power dissipation when the output drives low.

$$Pd_H = [(V_{OH_MAX} - (V_{CCO_MAX} - 2V))/R_{L}] * (V_{CCO_MAX} - V_{OH_MAX}) = [(2V - (V_{CCO_MAX} - V_{OH_MAX}))/R_{L}] * (V_{CCO_MAX} - V_{OH_MAX}) = [(2V - 0.9V)/50\Omega] * 0.9V = 19.8mW$$

$$Pd_L = [(V_{\text{ol_max}} - (V_{\text{cco_max}} - 2V))/R_{\text{L}}] * (V_{\text{cco_max}} - V_{\text{ol_max}}) = [(2V - (V_{\text{cco_max}} - V_{\text{ol_max}}))/R_{\text{L}}] * (V_{\text{cco_max}} - V_{\text{ol_max}}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$$

Total Power Dissipation per output pair = Pd_H + Pd_L = **30mW**



RELIABILITY INFORMATION

Table 9. $\theta_{_{JA}} vs.$ Air Flow Table for 16 Lead TSSOP

 $\theta_{\text{\tiny JA}}$ by Velocity (Linear Feet per Minute)

 0
 200
 500

 Multi-Layer PCB, JEDEC Standard Test Boards
 99.9°C/W
 35.6°C/W
 93.5°C/W

TRANSISTOR COUNT

The transistor count for 843201-375 is: 2433



PACKAGE OUTLINE - G SUFFIX FOR 16 LEAD TSSOP




TABLE 10. PACKAGE DIMENSIONS

SYMBOL	Millimeters			
STINIBUL	Minimum	Maximum		
N	16			
Α		1.20		
A1	0.05	0.15		
A2	0.80	1.05		
b	0.19	0.30		
С	0.09	0.20		
D	4.90	5.10		
E	6.40 BASIC			
E1	4.30	4.50		
е	0.65 BASIC			
L	0.45	0.75		
α	0°	8°		
aaa		0.10		

Reference Document: JEDEC Publication 95, MO-153



Table 11. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
843201AG-375LF	201A375L	16 Lead "Lead-Free" TSSOP	tube	0°C to 70°C
843201AG-375LFT	201A375L	16 Lead "Lead-Free" TSSOP	tape & reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.



REVISION HISTORY SHEET					
Rev	Rev Table Page Description of Change			Date	
А	T6 T9	1	Deleted HiPerClockS references.		
		T _C	5	Crystal Characteristics Table - added note.	4/26/13
		11	Deleted application note, LVCMOS to XTAL Interface.	4/20/13	
		17	Deleted quantity from tape and reel.		
А	T11	17	Ordering information - removed leaded devices.	5/27/15	
			Updated data sheet format.	3/27/13	
А			Product Discontinuation Notice - Last time buy expires August 14, 2016	8/21/15	
			PDN CQ-15-04	0/21/15	



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/