

# HI20206

Triple 8-Bit, 35 MSPS, RGB. 3-Channel D/A Converter

August 1997

Features
Resolution
Maximum Conversion Speed 35MHz
RGB 3-Channel Input/Output
Differential Linearity Error
Digital Input VoltageTTL Level
Output Voltage Full-Scale 1V <sub>P-P</sub> (Typ)
Low Power Consumption
• +5V Single Power Supply
Direct Replacement for Sony CX20206
Applications

## Applications

- Digital TV
- · Graphics Display
- High Resolution Color Graphics
- · Video Reconstruction
- Instrumentation
- Image Processing
- I/Q Modulation

## Description


The HI20206 is a triple 8-bit, high-speed, bipolar D/A converter designed for video band use. It has three separate, 8-bit pixel inputs, one each for red, green, and blue video data. A single 5.0V power supply and pixel clock input is all that is required to make the device operational. A bias voltage generator is internal. For lower CMOS power consumption, refer to the HI1178.


## Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
HI505067Cb	-20 to 75	42 Ld PDIP	E42.6B-S

## **Pinout**

### HI20206 (PDIP) TOP VIEW





## Pin Descriptions

PIN NO.	SYMBOL	EQUIVALENT CIRCUIT	DESCRIPTION
1 To 20 39 To 42	R1 To R8 G1 To G8 B1 To B8	DV <sub>CC</sub> 22  39 - 42 1 - 20  DGND	Digital Input pin. From pins 39 to 42 and from to 4 are for RED. R1 is MSB and R8 is LSB From pins 5 to 12 are for GREEN. G1 is MSE and G8 is LSB. From pins 13 to 20 are fo BLUE. B1 is MSB and B8 is LSB.
21	CLK	DV <sub>CC</sub> 2  3  DGND	Clock Input pin.
22	DV <sub>CC</sub>		Digital V <sub>CC</sub> .
23 24	NC NC		No Connect.
25	AGND		Analog GND.
26	VSET	AV <sub>CC</sub>	Blas Input pin. Normally, apply 0.8V.
27	VREF	AVCC 28 T 20P 255 AGND	Internal Reference Voltage Output pln 1.2 (Typ). A pulldown resistance is necessal externally.

## Pin Descriptions (Continued)

PIN NO.	SYMBOL	EQUIVALENT CIRCUIT	DESCRIPTION
28	NC		No Connect.
29	AVCC		Analog V <sub>CC</sub> .
30	NC		Vacant pin but connect to AV <sub>CC</sub> (Note 1).
31	BOUT	AV <sub>CC</sub> 29  R <sub>O</sub> 31  4  AGND	Analog Output pin for BLUE.
32	NC		Vacant pin but connect to AV <sub>CC</sub> (Note 1).
33	GOUT	AV <sub>CC</sub> 23  R <sub>O</sub> 33  AGND	Analog Output pin for GREEN.
34	NC		Vacant pin but connect to AV <sub>CC</sub> (Note 1).
35	ROUT	AV <sub>CC</sub> 29  R <sub>O</sub> 35  AGND	Analog Output pin for RED.
36	NC		Vacant pin but connect to AV <sub>CC</sub> (Note 1).
37	DGND	·	Digital GND.
38	NC		No Connect.

<sup>1.</sup> Pins 30, 32, 34 and 36 are vacant, but in order to reduce interference between the individual RGB outputs, connect them to AV<sub>CC</sub>.

## HI20206

## **Absolute Maximum Ratings**

### Thermal Information

$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	
Analog (I <sub>OUT</sub> )	
V <sub>REF</sub> Pin (I <sub>REF</sub> )5mA to 0mA	
Supply Voltage Range (Typ)	

Thermal Resistance (Typical, Note 2)	θ <sub>JA</sub> (°C/W)
PDIP Package	70
Maximum Storage Temperature Range (TSTG)65	°C to 150°C
Maximum Lead Temperature (Soldering 10s)	300°C

## **Recommended Operating Conditions**

Supply Voltage
AVCC, DVCC
AVCC-DVCC0.2V to 0.2V
AGND-DGND
Digital Input Voltage
H Level (V <sub>IH</sub> , V <sub>CLKH</sub> )
L Level (VIL, VCLKL)DGND to 0.8V
V <sub>SET</sub> Input Voltage (V <sub>SET</sub> )
V <sub>REF</sub> Pin Current (I <sub>REF</sub> )
Clock Pulse Width
tpW1
t <sub>PW0</sub>
Temperature Range (T <sub>OPR</sub> )40°C to 85°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE

2.  $\theta_{JA}$  is measured with the component mounted on an evaluation PC board in free air.

**Electrical Specifications**  $T_A = 25^{\circ}C$ ,  $AV_{CC} = DV_{CC} = 5V$ , AGND = DGND = 0V

PAR	AMETER		SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Resolution		RSL		-	8	-	Bit	
Monotonic			MNT		-	Guarantee		-
Differential Linearity E	rror		DLE	V <sub>SET</sub> - AGND = 0.8V,	-0.5		0.5	LSB
Integral Linearity Erro	r		ILE	R <sub>L</sub> > 10kΩ	-0.4		0.4	% of Ful Scale
Maximum Conversion	Speed		f <sub>MAX</sub>	V <sub>SET</sub> - AGND = 0.8V,	35		-	MHz
Full Scale Output Volt	age (Note 3	1)	Vors	$R_L > 10k\Omega$ , $C_L < 20pF$	0.85	1.0	1.15	V <sub>P-P</sub>
RGB Output Voltage I	Full Scale R	atio (Note 4)	FSR	1	0	4	8	%
Output Zero Offset Voltage		VOFFSET	1	-40	-6	0	mV	
Output Resistance			Ro		270	340	420	Ω
Dissipation Current			ΙD	V <sub>SET</sub> - AGND = 0.8V, R <sub>L</sub> > 10kΩ, I <sub>REF</sub> = -400μA	54	72	90	mA
Digital Data Input	H Level	Upper 2 Bits	lH(U)	$V_I = DV_{CC}$	-	1.2	20	μА
Current		Lower 6 Bits	IH(L)		-	0.6	10	μА
	L Level	Upper 2 Bits	l <sub>IL(U)</sub>	V <sub>I</sub> = DGND	-10	0	10	μА
	l	Lower 6 Bits	IIL(U)	1	-10	0	10	μΑ
Clock Input Current		H Level	ICLKH	V <sub>CLK</sub> = DV <sub>CC</sub>	-	3	30	μА
L Level		ICLKL	V <sub>CLK</sub> = DGND	-10	0	10	μΑ	
V <sub>SET</sub> Input Current		SET	V <sub>SET</sub> - AGND = 0.8V	-5	-0.3	0	μΑ	
Internal Reference Voltage			V <sub>REF</sub>	<sub>REF</sub> = -400μA	1.08	1.20	1.32	V
Set-Up Time		ts		12		•	ns	
Hold Time		tH		3		-	ns	
Crosstalk Among R, G and B		CT	D/A OUT: 1V <sub>P-P</sub> , R <sub>L</sub> >10kΩ, C <sub>L</sub> <20pF, f <sub>DATA</sub> = 7MHz, f <sub>CLK</sub> = 14MHz, See Figure 5	•	-40	-33	d₿	

## Electrical Specifications $T_A = 25^{\circ}C$ , $AV_{CC} = DV_{CC} = 5V$ , AGND = DGND = 0V (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Gitch Energy	GE	V <sub>SET</sub> - AGND = 0.8V, R <sub>L</sub> >10kΩ, f <sub>CLK</sub> = 1MHz, Digital Ramp Output, See Figure 6 (Note 5)		160	•	pV/s
Rise Time (Note 6)	t <sub>r</sub>	V <sub>SET</sub> - AGND = 0.8V	-	5.5	-	ns
Fall Time (Note 6)	ų	See Figure 4	-	5.0	-	ns
Settling Time	tset.	7	•	16	-	ns

### NOTES:

- 3. AVCC VO.
- 4. Maximum value among

$$100 \times \left| \frac{V_{OFS(R)}}{V_{OFS(G)}} - 1 \right|, 100 \times \left| \frac{V_{OFS(G)}}{V_{OFS(B)}} - 1 \right|, \text{ or } 100 \times \left| \frac{V_{OFS(B)}}{V_{OFS(R)}} - 1 \right| \ .$$

- 5. Observe the glitch which is generated when the digital input varies as follows:
- 6. The time required for the D/A OUT to arrive at 90% of its final value from 10%.

### INPUT CORRESPONDING TABLE

	INPUT CODE	OUTPUT VOLTAGE
MSB	LSB	
	11111111	Vcc + Voffset
	•	
	•	
	•	
	10000000	V <sub>CC</sub> + V <sub>OFFSET</sub> -0.5V
	•	•
	•	•
	•	•
	0000000	V <sub>CC</sub> + V <sub>OFFSET</sub> -1.0V

NOTE: In case the output voltage full scale is 1V (1 LSB = 3.92mV).

## **Test Circuits**




FIGURE 1. DIFFERENTIAL LINEARITY AND INTEGRAL LINEARITY TEST CIRCUITS

## Test Circuits (Continued)




FIGURE 2. MAXIMUM CONVERSION RATE TEST CIRCUIT




FIGURE 3. OUTPUT VOLTAGE FULL SCALE PRECISION, RGB OUTPUT VOLTAGE FULL SCALE RATIO, AND OUTPUT ZERO OFFSET VOLTAGE TEST CIRCUITS






FIGURE 4. SET-UP TIME, HOLD TIME, AND RISE AND FALL TIME TEST CIRCUITS




Measuring Method, in case the measuring crosstalk of  $G \rightarrow R$ :

- 1. Apply the data to G only, and measure the power of the frequency component of the data at ROUT.
- 2. Apply the data to R only, and measure the power of the frequency component of the data at ROLIT.
- 3. Take the difference of the above two powers; the unit is in dB.

FIGURE 5. CROSSTALK AMONG R, G, AND B TEST CIRCUIT



## Timing Diagram



NOTE: At the time  $t=t_X$ , the data of individual bits are switched and thereafter, when the CLK becomes  $L\to H$  at  $t=t_2$ , the D/A OUT is varied synchronous with it. That is, the D/A OUT is synchronous with the rise of the CLK. [In this case, fetching of the data is carried out at the fall of the CLK (at the time when  $t=t_{12}$ )].

NOTE: At the time  $t=t_Y$ , the data of individual bits are switched and thereafter when the CLK becomes  $L\to H$  at  $t=t_4$ , the D/A OUT is varied synchronous with it. That is, the D/A OUT is synchronous with the rise of the CLK. [In this case, fetching of the data is carried out at the fall of the CLK (at the time when  $t=t_4$ ).

FIGURE 8. TIMING CHART

## Notes On Use

(1) Setting of pin 26 (V<sub>SET</sub>)

The full scale of the D/A output voltage changes by applying voltage to pin 26 (V<sub>SET</sub>). When load is connected to pin 27 (V<sub>REF</sub>), DC voltage of 1.2V is issued and the said voltage is dropped to 0.8V by resistance division.

When the 0.8V is applied to pin 26 ( $V_{SET}$ ), the D/A output of  $1V_{P-P}$  can be obtained.

(Example of use):




FIGURE 9.

(Adjustment Method)

 The resistance R is determined in accordance with the recommended operating condition of I<sub>REF</sub>, (current flowing through resistance R). See R vs I<sub>REF</sub> of Figure 14. The calculation expression is as follows:

R = VREF/IREF.

Adjust the volume so that the RGB output voltage full scale becomes 1V.

(At this point, it becomes R1: R2 = 1:2).




FIGURE 10. RESISTANCE VS VREF PIN CURRENT

## (2) Phase Relationship Between Data and Clock

In order to obtain the desired characteristics as a D/A converter, it is necessary to set the phase relationship correctly between the externally applied data and clock.

Satisfy the standard of the set-up time ( $t_S$ ) and hold time ( $t_H$ ) indicated in the electrical characteristics. As to the meaning of  $t_S$  and  $t_H$ , see the timing chart.

Moreover, the clock pulse width is desired to be as indicated in the recommended operating condition.

### (3) Regarding the Load of D/A Output Pin

Receive the D/A output of the next stage with high impedance. In other words perform so that it becomes as follows:

$$R_L > 10k\Omega$$
  
 $C_L < 20pF$ .

The temperature characteristics indicated in the characteristics diagram has been measured under this condition.


However, when it is made  $R_L \leq 10 k\Omega$  the temperature characteristics may change considerably. In addition, when it is made to  $C_L \geq 20 p\text{F}$ , the rise and fall of the D/A output become slow and will not operate at high speed.


### (4) Noise Reduction Measures

As the D/A output voltage is a minute voltage of approximately 4mV per one step, ingenuity is required in reducing the noise entering from the outside of the IC as much as possible. Therefore, use the items given below as reference.


- When mounting onto the printed board, allow as much space as possible to the ground surface and the V<sub>CC</sub> surface on the board and reduce the parasitic inductance and resistance.
- It is desirable that the AGND and DGND be separated in the pattern on the board. It is similar with AV<sub>CC</sub> and DV<sub>CC</sub>. As shown in the diagram below, for example, it is recommended that the wiring to the electric supply of AGND and DGND as also AV<sub>CC</sub> and DV<sub>CC</sub> be conducted separately, and then making AGND and DGND as also AV<sub>CC</sub> and DV<sub>CC</sub> in common right near the power supply respectively.
- Insert in parallel a 47μF tantalum capacitor and a 100pF ceramic capacitor between the V<sub>CC</sub> surface on the printed board and the nearmost ground surface. (A of diagram below). It is also desirable to insert the above between the V<sub>CC</sub> surface near the pin of the IC and the ground surface (see Figure 11). They are bypass capacitors to prevent bad effects from occurring to the characteristics when the power supply voltage fluctuates due to the clock, etc.

It is recommended to reduce noise which overlaps the D/A output by inserting a capacitor of over  $0.1 \mu F$  between pin 25 (AGND) and pin 26 ( $V_{SET}$ ).





## Typical Performance Curves (Continued)






FIGURE 18. INTERNAL REFERENCE VOLTAGE VS AMBIENT TEMPERATURE

FIGURE 19. INTERNAL REFERENCE VOLTAGE VS POWER SUPPLY VOLTAGE




FIGURE 20. CROSSTALK AMONG R, G, AND B vs DATA RATE