

# FDD13AN06A0

## N-Channel PowerTrench® MOSFET 60 V, 50 A, 13 mΩ



### Features

- $R_{DS(on)} = 11.5 \text{ m}\Omega$  (Typ.) @  $V_{GS} = 10 \text{ V}$ ,  $I_D = 50 \text{ A}$
- $Q_{G(tot)} = 22 \text{ nC}$  (Typ.) @  $V_{GS} = 10 \text{ V}$
- Low Miller Charge
- Low  $Q_{rr}$  Body Diode
- UIS Capability (Single Pulse and Repetitive Pulse)

### Applications

- Consumer Appliances
- LED TV
- Synchronous Rectification
- Battery Protection Circuit
- Motor Drives and Uninterruptible Power Supplies

Formerly developmental type 82555



### MOSFET Maximum Ratings $T_C = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	FDD13AN06A0	Unit
$V_{DSS}$	Drain to Source Voltage	60	V
$V_{GS}$	Gate to Source Voltage	$\pm 20$	V
$I_D$	Drain Current		
	Continuous ( $T_C < 80^\circ\text{C}$ , $V_{GS} = 10\text{V}$ )	50	A
	Continuous ( $T_A = 25^\circ\text{C}$ , $V_{GS} = 10\text{V}$ , $R_{\theta JA} = 52^\circ\text{C/W}$ )	9.9	A
	Pulsed	Figure 4	A
$E_{AS}$	Single Pulse Avalanche Energy (Note 1)	56	mJ
$P_D$	Power dissipation	115	W
	Derate above $25^\circ\text{C}$	0.77	W/ $^\circ\text{C}$
$T_J, T_{STG}$	Operating and Storage Temperature	-55 to 175	$^\circ\text{C}$

### Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance Junction to Case, Max. D-PAK	1.3	$^\circ\text{C/W}$
$R_\theta$	Thermal Resistance Junction to Ambient, Max. D-PAK	100	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal Resistance Junction to Ambient, Max. D-PAK, 1in <sup>2</sup> copper pad area	52	$^\circ\text{C/W}$

## Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDD13AN06A0	FDD13AN06A0	D-PAK	330 mm	16 mm	2500 units

## Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
--------	-----------	-----------------	-----	-----	-----	------

### Off Characteristics

$B_{VDSS}$	Drain to Source Breakdown Voltage	$I_D = 250\mu\text{A}, V_{GS} = 0\text{V}$	60	-	-	V
$I_{DSS}$	Zero Gate Voltage Drain Current	$V_{DS} = 50\text{V}$ $V_{GS} = 0\text{V}$ $T_C = 150^\circ\text{C}$	-	-	1	$\mu\text{A}$
$I_{GSS}$	Gate to Source Leakage Current	$V_{GS} = \pm 20\text{V}$	-	-	$\pm 100$	nA

### On Characteristics

$V_{GS(TH)}$	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250\mu\text{A}$	2	-	4	V
$r_{DS(ON)}$	Drain to Source On Resistance	$I_D = 50\text{A}, V_{GS} = 10\text{V}$	-	0.0115	0.0135	$\Omega$
		$I_D = 25\text{A}, V_{GS} = 6\text{V}$	-	0.022	0.034	
		$I_D = 50\text{A}, V_{GS} = 10\text{V},$ $T_J = 175^\circ\text{C}$	-	0.026	0.030	

### Dynamic Characteristics

$C_{ISS}$	Input Capacitance	$V_{DS} = 25\text{V}, V_{GS} = 0\text{V},$ $f = 1\text{MHz}$	-	1350	-	pF
$C_{OSS}$	Output Capacitance		-	260	-	pF
$C_{RSS}$	Reverse Transfer Capacitance		-	90	-	pF
$Q_{g(TOT)}$	Total Gate Charge at 10V	$V_{GS} = 0\text{V to } 10\text{V}$	-	22	29	nC
$Q_{g(TH)}$	Threshold Gate Charge	$V_{GS} = 0\text{V to } 2\text{V}$	-	2.6	3.4	nC
$Q_{gs}$	Gate to Source Gate Charge	$V_{DD} = 30\text{V}$ $I_D = 50\text{A}$ $I_g = 1.0\text{mA}$	-	8.2	-	nC
$Q_{gs2}$	Gate Charge Threshold to Plateau		-	5.6	-	nC
$Q_{gd}$	Gate to Drain "Miller" Charge		-	6.4	-	nC

### Switching Characteristics ( $V_{GS} = 10\text{V}$ )

$t_{ON}$	Turn-On Time	$V_{DD} = 30\text{V}, I_D = 50\text{A}$ $V_{GS} = 10\text{V}, R_{GS} = 12\Omega$	-	-	130	ns
$t_{d(ON)}$	Turn-On Delay Time		-	9	-	ns
$t_r$	Rise Time		-	77	-	ns
$t_{d(OFF)}$	Turn-Off Delay Time		-	26	-	ns
$t_f$	Fall Time		-	25	-	ns
$t_{OFF}$	Turn-Off Time		-	-	77	ns


### Drain-Source Diode Characteristics

$V_{SD}$	Source to Drain Diode Voltage	$I_{SD} = 50\text{A}$	-	-	1.25	V
		$I_{SD} = 25\text{A}$	-	-	1.0	V
$t_{rr}$	Reverse Recovery Time	$I_{SD} = 50\text{A}, dI_{SD}/dt = 100\text{A}/\mu\text{s}$	-	-	24	ns
$Q_{RR}$	Reverse Recovered Charge	$I_{SD} = 50\text{A}, dI_{SD}/dt = 100\text{A}/\mu\text{s}$	-	-	15	nC


#### Notes:

1: Starting  $T_J = 25^\circ\text{C}$ ,  $L = 45\mu\text{H}$ ,  $I_{AS} = 50\text{A}$ .


**Typical Characteristics**  $T_C = 25^\circ\text{C}$  unless otherwise noted




**Figure 1. Normalized Power Dissipation vs Ambient Temperature**



**Figure 2. Maximum Continuous Drain Current vs Case Temperature**




**Figure 3. Normalized Maximum Transient Thermal Impedance**




**Figure 4. Peak Current Capability**


**Typical Characteristics**  $T_C = 25^\circ\text{C}$  unless otherwise noted




**Figure 5. Forward Bias Safe Operating Area**




NOTE: Refer to Fairchild Application Notes AN7514 and AN7515  
**Figure 6. Unclamped Inductive Switching Capability**




**Figure 7. Transfer Characteristics**



**Figure 8. Saturation Characteristics**




**Figure 9. Drain to Source On Resistance vs Drain Current**




**Figure 10. Normalized Drain to Source On Resistance vs Junction Temperature**


**Typical Characteristics**  $T_C = 25^\circ\text{C}$  unless otherwise noted




**Figure 11. Normalized Gate Threshold Voltage vs Junction Temperature**



**Figure 12. Normalized Drain to Source Breakdown Voltage vs Junction Temperature**




**Figure 13. Capacitance vs Drain to Source Voltage**




**Figure 14. Gate Charge Waveforms for Constant Gate Current**


**Test Circuits and Waveforms**




**Figure 15. Unclamped Energy Test Circuit**




**Figure 16. Unclamped Energy Waveforms**




**Figure 17. Gate Charge Test Circuit**



**Figure 18. Gate Charge Waveforms**



**Figure 19. Switching Time Test Circuit**



**Figure 20. Switching Time Waveforms**

### Thermal Resistance vs. Mounting Pad Area

The maximum rated junction temperature,  $T_{JM}$ , and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation,  $P_{DM}$ , in an application. Therefore the application's ambient temperature,  $T_A$  ( $^{\circ}C$ ), and thermal resistance  $R_{\theta JA}$  ( $^{\circ}C/W$ ) must be reviewed to ensure that  $T_{JM}$  is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{(T_{JM} - T_A)}{R_{\theta JA}} \quad (\text{EQ. 1})$$

In using surface mount devices such as the TO-252 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of  $P_{DM}$  is complex and influenced by many factors:

1. Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
2. The number of copper layers and the thickness of the board.
3. The use of external heat sinks.
4. The use of thermal vias.
5. Air flow and board orientation.
6. For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

Fairchild provides thermal information to assist the designer's preliminary application evaluation. Figure 21 defines the  $R_{\theta JA}$  for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR-4 board with 1oz copper after 1000 seconds of steady state power with no air flow. This graph provides the necessary information for calculation of the steady state junction temperature or power dissipation. Pulse applications can be evaluated using the Fairchild device Spice thermal model or manually utilizing the normalized maximum transient thermal impedance curve.

Thermal resistances corresponding to other copper areas can be obtained from Figure 21 or by calculation using Equation 2 or 3. Equation 2 is used for copper area defined in inches square and equation 3 is for area in centimeters square. The area, in square inches or square centimeters is the top copper area including the gate and source pads.

$$R_{\theta JA} = 33.32 + \frac{23.84}{(0.268 + Area)} \quad (\text{EQ. 2})$$

Area in Inches Squared

$$R_{\theta JA} = 33.32 + \frac{154}{(1.73 + Area)} \quad (\text{EQ. 3})$$

Area in Centimeters Squared




Figure 21. Thermal Resistance vs Mounting Pad Area





### SABER Electrical Model

rev August 2002  
 template FDD13AN06A0 n2,n1,n3  
 electrical n2,n1,n3

```

{
var i iscl
dp..model dbodymod = (isl=1.0e-11, nl=1.08, rs=3.5e-3, trs1=2.2e-3, trs2=2.5e-9, cjo=.9e-9, m=5.1e-1, tt=1e-9, xti=3.9)
dp..model dbreakmod = (rs=1.5e-1, trs1=1e-3, trs2=-8.9e-6)
dp..model dplcapmod = (cjo=4.1e-10, isl=10e-30, nl=10, m=0.45)
m..model mmedmod = (type=_n, vto=3.5, kp=6, is=1e-30, tox=1)
m..model mstrongmod = (type=_n, vto=4.3, kp=50, is=1e-30, tox=1)
m..model mweakmod = (type=_n, vto=2.91, kp=0.05, is=1e-30, tox=1, rs=0.1)
sw_vcsp..model s1amod = (ron=1e-5, roff=0.1, von=-5, voff=-2)
sw_vcsp..model s1bmod = (ron=1e-5, roff=0.1, von=-2, voff=-5)
sw_vcsp..model s2amod = (ron=1e-5, roff=0.1, von=-1.5, voff=-5)
sw_vcsp..model s2bmod = (ron=1e-5, roff=0.1, von=.5, voff=-1.5)
c.ca n12 n8 = 5.1e-10
c.cb n15 n14 = 5.8e-10
c.cin n6 n8 = 1.3e-9
    
```

```

dp.dbody n7 n5 = model=dbodymod
dp.dbreak n5 n11 = model=dbreakmod
dp.dplcap n10 n5 = model=dplcapmod
    
```

```

spe.ebreak n11 n7 n17 n18 = 65.40
spe.eds n14 n8 n5 n8 = 1
spe.egs n13 n8 n6 n8 = 1
spe.esg n6 n10 n6 n8 = 1
spe.evthres n6 n21 n19 n8 = 1
spe.evtemp n20 n6 n18 n22 = 1
    
```

```
i.it n8 n17 = 1
```

```

l.lgate n1 n9 = 5.2e-9
l.ldrain n2 n5 = 1.0e-9
l.lsource n3 n7 = 2.14e-9
    
```

```

res.rlgate n1 n9 = 52
res.rldrain n2 n5 = 10
res.rlsource n3 n7 = 21.4
    
```

```


m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u
m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u
m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u
    
```

```

res.rbreak n17 n18 = 1, tc1=9e-4, tc2=-5e-7
res.rdrain n50 n16 = 3.1e-3, tc1=1.3e-2, tc2=5.2e-5
res.rgate n9 n20 = 3.71
res.rslc1 n5 n51 = 1e-6, tc1=1.8e-3, tc2=1.7e-5
res.rslc2 n5 n50 = 1e3
res.rsource n8 n7 = 5.5e-3, tc1=1e-3, tc2=1e-6
res.rvthres n22 n8 = 1, tc1=-5.3e-3, tc2=-1.0e-5
res.rvtemp n18 n19 = 1, tc1=-2.5e-3, tc2=1e-6
sw_vcsp.s1a n6 n12 n13 n8 = model=s1amod
sw_vcsp.s1b n13 n12 n13 n8 = model=s1bmod
sw_vcsp.s2a n6 n15 n14 n13 = model=s2amod
sw_vcsp.s2b n13 n15 n14 n13 = model=s2bmod
    
```

```

v.vbat n22 n19 = dc=1
equations {
i (n51->n50) += iscl
iscl: v(n51, n50) = (((v(n5, n51))/(1e-9+abs(v(n5, n51)))))*((abs(v(n5, n51))*1e6/160)** 6))
}}
    
```



### SPICE Thermal Model

REV 22 August 2002

FDD13AN06A0T

CTHERM1 TH 6 9.7e-4  
 CTHERM2 6 5 6.2e-3  
 CTHERM3 5 4 4.6e-3  
 CTHERM4 4 3 4.9e-3  
 CTHERM5 3 2 8e-3  
 CTHERM6 2 TL 4.2e-2


RTHERM1 TH 6 5.24e-2  
 RTHERM2 6 5 10.08e-2  
 RTHERM3 5 4 4.28e-1  
 RTHERM4 4 3 1.8e-1  
 RTHERM5 3 2 1.9e-1  
 RTHERM6 2 TL 2.1e-1






### SABER Thermal Model

SABER thermal model FDD13AN06A0T  
 template thermal\_model th tl  
 thermal\_c th, tl

```
{
ctherm.ctherm1 th 6 =9.7e-4
ctherm.ctherm2 6 5 =6.2e-3
ctherm.ctherm3 5 4 =4.6e-3
ctherm.ctherm4 4 3 =4.9e-3
ctherm.ctherm5 3 2 =8e-3
ctherm.ctherm6 2 tl =4.2e-2
```


```
rtherm.rtherm1 th 6 =5.24e-2
rtherm.rtherm2 6 5 =10.08e-2
rtherm.rtherm3 5 4 =4.28e-1
rtherm.rtherm4 4 3 =1.8e-1
rtherm.rtherm5 3 2 =1.9e-1
rtherm.rtherm6 2 tl =2.1e-1
}
```





NOTES: UNLESS OTHERWISE SPECIFIED

- A) THIS PACKAGE CONFORMS TO JEDEC, TO-252, ISSUE C, VARIATION AA.
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-2009.
- D) SUPPLIER DEPENDENT MOLD LOCKING HOLES OR CHAMFERED CORNERS OR EDGE PROTRUSION.
- E) TRIMMED CENTER LEAD IS PRESENT ONLY FOR DIODE PRODUCTS
- F) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH AND TIE BAR EXTRUSIONS.
- G) LAND PATTERN RECOMMENDATION IS BASED ON IPC7351A STD TO228P991X239-3N.
- H) DRAWING NUMBER AND REVISION: MKT-TO252A03REV10








DETAIL A  
(ROTATED -90°)  
SCALE: 12X





**TRADEMARKS**

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

- |   |  |   |   |
|---|--|---|---|
| AccuPower™  | F-PFS™   | OPTOPLANAR®   |  |
| AttitudeEngine™   | FRFET®   |  | TinyBoost®  |
| Awinda®   | Global Power Resource <sup>SM</sup>            | Power Supply WebDesigner™   | TinyBuck®   |
| AX-CAP®*  | GreenBridge™                                   | PowerTrench®  | TinyCalc™   |
| BitSiC™   | Green FPS™                                     | PowerXS™  | TinyLogic®  |
| Build it Now™   | Green FPS™ e-Series™                           | Programmable Active Droop™  | TINYOPTO™   |
| CorePLUS™   | Gmax™  | QFET®   | TinyPower™  |
| CorePOWER™  | GTO™   | QS™   | TinyPWM™  |
| CROSSVOL™   | IntelliMAX™                                    | Quiet Series™   | TinyWire™   |
| CTL™  | ISOPLANAR™                                     | RapidConfigure™   | TranSiC™  |
| Current Transfer Logic™   | Making Small Speakers Sound Louder and Better™ |  | TriFault Detect™  |
| DEUXPEED®   | MegaBuck™                                      | Saving our world, 1mW/W/kW at a time™   | TRUECURRENT®*   |
| Dual Cool™  | MICROCOUPLER™                                  | SignalWise™   | μSerDes™  |
| EcoSPARK®   | MicroFET™                                      | SmartMax™   |  |
| EfficientMax™   | MicroPak™                                      | SMART START™  | UHC®  |
| ESBC™   | MicroPak2™                                     | Solutions for Your Success™   | Ultra FRFET™  |
|  | MillerDrive™                                   | SPM®  | UniFET™   |
| Fairchild®  | MotionMax™                                     | STEALTH™  | VCM™  |
| Fairchild Semiconductor®  | MotionGrid®                                    | SuperFET®   | VisualMax™  |
| FACT Quiet Series™  | MTi®   | SuperSOT™-3   | VoltagePlus™  |
| FACT®   | MTX®   | SuperSOT™-6   | XS™   |
| FastvCore™  | MVN®   | SuperSOT™-8   | Xsens™  |
| FETBench™   | mWSaver®                                       | SupreMOS®   | 仙童®   |
| FPS™  | OptoHiT™                                       | SyncFET™  |   |
|   | OPTOLOGIC®                                     | Sync-Lock™  |   |

\* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

**DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. TO OBTAIN THE LATEST, MOST UP-TO-DATE DATASHEET AND PRODUCT INFORMATION, VISIT OUR WEBSITE AT [HTTP://WWW.FAIRCHILDSEMI.COM](http://www.fairchildsemi.com). FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

**AUTHORIZED USE**

Unless otherwise specified in this data sheet, this product is a standard commercial product and is not intended for use in applications that require extraordinary levels of quality and reliability. This product may not be used in the following applications, unless specifically approved in writing by a Fairchild officer: (1) automotive or other transportation, (2) military/aerospace, (3) any safety critical application – including life critical medical equipment – where the failure of the Fairchild product reasonably would be expected to result in personal injury, death or property damage. Customer's use of this product is subject to agreement of this Authorized Use policy. In the event of an unauthorized use of Fairchild's product, Fairchild accepts no liability in the event of product failure. In other respects, this product shall be subject to Fairchild's Worldwide Terms and Conditions of Sale, unless a separate agreement has been signed by both Parties.

**ANTI-COUNTERFEITING POLICY**

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, [www.fairchildsemi.com](http://www.fairchildsemi.com), under Terms of Use

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

**PRODUCT STATUS DEFINITIONS**

**Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. I77