

LTC3639

High Efficiency, 150V 100mA Synchronous Step-Down Regulator

- **Nide Operating Input Voltage Range: 4V to 150V**
- **E** Synchronous Operation for Highest Efficiency
- \blacksquare Internal High Side and Low Side Power MOSFETs
- **n** No Compensation Required
- ⁿ **Adjustable 10mA to 100mA Maximum Output Current**
- Low Dropout Operation: 100% Duty Cycle
- Low Quiescent Current: 12µA
- Wide Output Range: 0.8V to V_{IN}
- \blacksquare 0.8V \pm 1% Feedback Voltage Reference
- **Precise RUN Pin Threshold**
- Internal or External Soft-Start
- Programmable 1.8V, 3.3V, 5V or Adjustable Output
- Few External Components Required
- **Programmable Input Overvoltage Lockout**
- Thermally Enhanced High Voltage MSOP Package

APPLICATIONS

- Industrial Control Supplies
- \blacksquare Medical Devices
- Distributed Power Systems
- **Portable Instruments**
- Battery-Operated Devices
- \blacksquare Automotive
- Avionics

TYPICAL APPLICATION

5V to 150V Input to 5V Output, 100mA Step-Down Regulator

FEATURES DESCRIPTION

The LTC®[3639](http://www.linear.com/LTC3639) is a high efficiency step-down DC/DC regulator with internal high side and synchronous power switches that draws only 12μA typical DC supply current while maintaining a regulated output voltage at no load.

The LTC3639 can supply up to 100mA load current and features a programmable peak current limit that provides a simple method for optimizing efficiency and for reducing output ripple and component size. The LTC3639's combination of Burst Mode® operation, integrated power switches, low quiescent current, and programmable peak current limit provides high efficiency over a broad range of load currents.

With its wide input range of 4V to 150V and programmable overvoltage lockout, the LTC3639 is a robust regulator suited for regulating from a wide variety of power sources. Additionally, the LTC3639 includes a precise run threshold and soft-start feature to guarantee that the power system start-up is well-controlled in any environment.

The LTC3639 is available in a thermally enhanced high voltage-capable 16-leadMSEpackagewithfourmissingpins.

 I , LT, LTC, LTM, Burst Mode, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

Efficiency and Power Loss vs Load Current

ABSOLUTE MAXIMUM RATINGS

(Note 1)

PIN CONFIGURATION

ORDER INFORMATION

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the specified operating **junction temperature range, otherwise specifications are at TA = 25°C (Note 2). VIN = 12V, unless otherwise noted.**

TY LINUAR

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the specified operating

junction temperature range, otherwise specifications are at TA = 25°C (Note 2). VIN = 12V, unless otherwise noted.

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LTC3639 is tested under pulsed load conditions such that $T_J \approx T_A$. The LTC3639E is guaranteed to meet performance specifications from 0°C to 85°C. Specifications over the –40°C to 125°C operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The LTC3639I is guaranteed over the –40°C to 125°C operating junction temperature range, the LTC3639H is guaranteed over the –40°C to 150°C operating junction temperature range and the LTC3639MP is tested and guaranteed over the –55°C to 150°C operating junction temperature range.

High junction temperatures degrade operating lifetimes; operating lifetime is derated for junction temperatures greater than 125°C. Note that the

maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal impedance and other environmental factors.

Note 3: The junction temperature (T_J, in °C) is calculated from the ambient temperature (T_A , in °C) and power dissipation (P_D , in Watts) according to the formula:

$$
T_J = T_A + (P_D \bullet \theta_{JA})
$$

where θ_{JA} is 40°C/W for the MSOP package.

Note that the maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal impedance and other environmental factors.

Note 4: Dynamic supply current is higher due to the gate charge being delivered at the switching frequency. See Applications Information.

TYPICAL PERFORMANCE CHARACTERISTICS

TYPICAL PERFORMANCE CHARACTERISTICS

PIN FUNCTIONS

SW (Pin 1): Switch Node Connection to Inductor. This pin connects to the drains of the internal power MOSFET switches.

VIN (Pin 3): Main Supply Pin. A ceramic bypass capacitor should be tied between this pin and GND.

FBO (Pin 5): Feedback Comparator Output. The typical pull-up current is 20µA. The typical pull-down impedance is 70Ω.

VPRG2, VPRG1 (Pins 6, 7): Output Voltage Selection. Short both pins to ground for a resistive divider programmable output voltage. Short V_{PRG1} to SS and short V_{PRG2} to ground for a 5V output voltage. Short V_{PRG1} to ground and short V_{PRG2} to SS for a 3.3V output voltage. Short both pins to SS for a 1.8V output voltage.

GND (Pin 8, 16, Exposed Pad Pin 17): Ground. The exposed pad must be soldered to the PCB ground plane for rated thermal performance.

VFB (Pin 9): Output Voltage Feedback. When configured for an adjustable output voltage, connect to an external resistive divider to divide the output voltage down for comparison to the 0.8V reference. For the fixed output configuration, directly connect this pin to the output.

SS (Pin 10): Soft-Start Control Input. A capacitor to ground at this pin sets the output voltage ramp time. A 50µA current initially charges the soft-start capacitor until switching begins, at which time the current is reduced to

its nominal value of 5µA. The output voltage ramp time from zero to its regulated value is 1ms for every 6.25nF of capacitance from SS to GND. If left floating, the ramp time defaults to an internal 1ms soft-start.

ISFT (Pin 11): Peak Current Set Input. A resistor from this pin to ground sets the peak current comparator threshold. Leave floating for the maximum peak current (230mA typical) or short to ground for minimum peak current (25mA typical). The maximum output current is one-half the peak current. The 5µA current that is sourced out of this pin when switching is reduced to 1µA in sleep. Optionally, a capacitor can be placed from this pin to GND to trade off efficiency for light load output voltage ripple. See Applications Information.

OVLO (Pin 12): Overvoltage Lockout Input. Connect to the input supply through a resistor divider to set the overvoltage lockout level. A voltage on this pin above 1.21V disables the internal MOSFET switches. Normal operation resumes when the voltage on this pin decreases below 1.10V. Exceeding the OVLO lockout threshold triggers a soft-start reset, resulting in a graceful recovery from an input supply transient. Tie this pin to ground if the overvoltage is not used.

RUN (Pin 14): Run Control Input. A voltage on this pin above 1.21V enables normal operation. Forcing this pin below 0.7V shuts down the LTC3639, reducing quiescent current to approximately 1.4µA. Optionally, connect to the input supply through a resistor divider to set the undervoltage lockout.

BLOCK DIAGRAM

OPERATION **(Refer to Block Diagram)**

TheLTC3639is a synchronous step-downDC/DCregulator with internal power switches that uses Burst Mode control, combining low quiescent current with high switching frequency, which results in high efficiency across a wide range of load currents. Burst Mode operation functions by using short "burst" cycles to switch the inductor current through the internal power MOSFETs, followed by a sleep cycle where the power switches are off and the load current is supplied by the output capacitor. During the sleep cycle, the LTC3639 draws only 12µA of supply current. At light loads, the burst cycles are a small percentage of the total cycle time which minimizes the average supply current, greatly improving efficiency. Figure 1 shows an example of Burst Mode operation. The switching frequency is dependent on the inductor value, peak current, input voltage and output voltage.

Figure 1. Burst Mode Operation

Main Control Loop

The LTC3639 uses the V_{PRG1} and V_{PRG2} control pins to connect internal feedback resistors to the V_{FB} pin. This enables fixed outputs of 1.8V, 3.3V or 5V without increasing component count, input supply current or exposure to noise on the sensitive input to the feedback comparator. External feedback resistors (adjustable mode) can be used by connecting both V_{PRG1} and V_{PRG2} to ground.

In adjustable mode the feedback comparator monitors the voltage on the V_{FB} pin and compares it to an internal 800mV reference. If this voltage is greater than the reference, the comparator activates a sleep mode in which the power switches and current comparators are disabled, reducing the V_{IN} pin supply current to only 12 μ A. As the load current discharges the output capacitor, the voltage on the V_{FB} pin decreases. When this voltage falls 5mV below the 800mV reference, the feedback comparator trips and enables burst cycles.

At the beginning of the burst cycle, the internal high side power switch (P-channel MOSFET) is turned on and the inductor current begins to ramp up. The inductor current increases until either the current exceeds the peak current comparator threshold or the voltage on the V_{FB} pin exceeds 800mV, at which time the high side power switch is turned off and the low side power switch (N-channel MOSFET) turns on. The inductor current ramps down until the reverse current comparator trips, signaling that the current is close to zero. If the voltage on the V_{FR} pin is still less than the 800mV reference, the high side power switch is turned on again and another cycle commences. The average current during a burst cycle will normally be greater than the average load current. For this architecture, the maximum average output current is equal to half of the peak current.

The hysteretic nature of this control architecture results in a switching frequency that is a function of the input voltage, output voltage, and inductor value. This behavior provides inherent short-circuit protection. If the output is shorted to ground, the inductor current will decay very slowly during a single switching cycle. Since the high side switch turns on only when the inductor current is near zero, the LTC3639 inherently switches at a lower frequency during start-up or short-circuit conditions.

OPERATION **(Refer to Block Diagram)**

Start-Up and Shutdown

If the voltage on the RUN pin is less than 0.7V, the LTC3639 enters a shutdown mode in which all internal circuitry is disabled, reducing the DC supply current to 1.4µA. When the voltage on the RUN pin exceeds 1.21V, normal operation of the main control loop is enabled. The RUN pin comparator has 110mV of internal hysteresis, and therefore must fall below 1.1V to disable the main control loop.

An internal 1ms soft-start function limits the ramp rate of the output voltage on start-up to prevent excessive input supply droop. If a longer ramp time and consequently less supply droop is desired, a capacitor can be placed from the SS pin to ground. The 5µA current that is sourced out of this pin will create a smooth voltage ramp on the capacitor. If this ramp rate is slower than the internal 1ms soft-start, then the output voltage will be limited by the ramp rate on the SS pin instead. The internal and external soft-start functions are reset on start-up and after an undervoltage or overvoltage event on the input supply.

Peak Inductor Current Programming

The peak current comparator nominally limits the peak inductor current to 230mA. This peak inductor current can be adjusted by placing a resistor from the I_{SFT} pin to ground. The 5µA current sourced out of this pin through the resistor generates a voltage that adjusts the peak current comparator threshold.

During sleep mode, the current sourced out of the I_{SFT} pin is reduced to 1µA. The I_{SFT} current is increased back to 5µA on the first switching cycle after exiting sleep mode. The $I_{\rm SFT}$ current reduction in sleep mode, along with adding a filtering capacitor, C_{ISFT} , from the I_{SFT} pin to ground, provides a method of reducing light load output voltage ripple at the expense of lower efficiency and slightly degraded load step transient response.

Dropout Operation

When the input supply decreases toward the output supply, the duty cycle increases to maintain regulation. The P-channel MOSFET top switch in the LTC3639 allows the duty cycle to increase all the way to 100%. At 100% duty cycle, the P-channel MOSFET stays on continuously, providing output current equal to the peak current, which is twice the maximum load current when not in dropout.

Input Undervoltage and Overvoltage Lockout

The LTC3639 additionally implements protection features which inhibit switching when the input voltage is not within a programmable operating range. By use of a resistive divider from the input supply to ground, the RUN and OVLO pins serve as a precise input supply voltage monitor. Switching is disabled when either the RUN pin falls below 1.1V or the OVLO pin rises above 1.21V, which can be configured to limit switching to a specific range of input supply voltage. Furthermore, if the input voltage falls below 3.5V typical (3.8V maximum), an internal undervoltage detector disables switching.

When switching is disabled, the LTC3639 can safely sustain input voltages up to the absolute maximum rating of 150V. Input supply undervoltage or overvoltage events trigger a soft-start reset, which results in a graceful recovery from an input supply transient.

The basic LTC3639 application circuit is shown on the front page of this data sheet. External component selection is determined by the maximum load current requirement and begins with the selection of the peak current programming resistor, R_{ISET} . The inductor value L can then be determined, followed by capacitors C_{IN} and C_{OUT} .

Peak Current Resistor Selection

The peak current comparator has a maximum current limit of at least 200mA, which guarantees a maximum average current of 100mA. For applications that demand less current, the peak current threshold can be reduced to as little as 17mA. This lower peak current allows the efficiency and component selection to be optimized for lower current applications.

The peak current threshold is linearly proportional to the voltage on the I_{SFT} pin, with 100mV and 1V corresponding to 20mA and 200mA peak current respectively. This pin may be driven by an external voltage source to modulate the peak current, which may be beneficial in some applications. Usually, the peak current is programmed with an appropriately chosen resistor (R_{ISET}) between the I_{SET} pin and ground. The voltage generated on the I_{SET} pin by $\overline{R}_{\text{ISET}}$ and the internal 5µA current source sets the peak current. The value of resistor for a particular peak current can be computed by using Figure 2 or the following equation:

 $R_{\text{ISFT}} = I_{\text{PFAK}} \cdot 10^6$

where $20mA < I_{PFAK} < 200mA$.

Figure 2. RISET Selection

The internal 5μA current source is reduced to 1μA in sleep mode to maximize efficiency and to facilitate a tradeoff between efficiency and light load output voltage ripple, as described in the Optimizing Output Voltage Ripple section.

The peak current is internally limited to be within the range of 20mA to 200mA. Shorting the I_{SFT} pin to ground programs the current limit to 20mA, and leaving it floating sets the current limit to the maximum value of 200mA. When selecting this resistor value, be aware that the maximum average output current for this architecture is limited to half of the peak current. Therefore, be sure to select a value that sets the peak current with enough margin to provide adequate load current under all conditions. Selecting the peak current to be 2.2 times greater than the maximum load current is a good starting point for most applications.

Inductor Selection

The inductor, input voltage, output voltage, and peak current determine the switching frequency during a burst cycle of the LTC3639. For a given input voltage, output voltage, and peak current, the inductor value sets the switching frequency during a burst cycle when the output is in regulation. Generally, switching at a frequency between 50kHz and 200kHz yields high efficiency, and 100kHz is a good first choice for many applications. The inductor value can be determined by the following equation:

$$
L = \left(\frac{V_{OUT}}{f \cdot I_{PEAK}}\right) \cdot \left(1 - \frac{V_{OUT}}{V_{IN}}\right)
$$

The variation in switching frequency during a burst cycle with input voltage and inductance is shown in Figure 3. For lower values of I_{PEAK}, multiply the frequency in Figure 3 by 230 mA/I $_{PEAK}$.

An additional constraint on the inductor value is the LTC3639's 150ns minimum on-time of the switches. Therefore, in order to keep the current in the inductor

well-controlled, the inductor value must be chosen so that it is larger than a minimum value which can be computed as follows:

$$
L > \frac{V_{IN(MAX)} \cdot t_{ON(MIN)} \cdot 1.2 \text{ and } I_{PEAK}}{I_{PEAK}}
$$

$$
L > \frac{V_{OUT} \cdot 3.5 \mu H}{1V} \cdot 1.2
$$

where $V_{IN(MAX)}$ is the maximum input supply voltage when switching is enabled, $t_{ON(MIN)}$ is 150ns, I $_{PEAK}$ is the peak current, V_{OUT} is the regulated output voltage, and the factor of 1.2 accounts for typical inductor tolerance and variation over temperature.

For applications that have large input supply transients, the OVLO pin can be used to disable switching above the maximum operating voltage $V_{IN(MAX)}$ so that the minimum inductor value is not artificially limited by a transient condition. Inductor values that violate the above equation will cause the peak current to overshoot and permanent damage to the part may occur.

Although the previous equation provides the minimum inductor value, higher efficiency is generally achieved with a larger inductor value, which produces a lower switching frequency. For a given inductor type, however, as inductance is increased DC resistance (DCR) also increases. Higher DCR translates into higher copper losses and lower current rating, both of which place an upper limit on the inductance. The recommended range of inductor values

Figure 3. Switching Frequency for V_{OUT} = 3.3V Figure 4. Recommended Inductor Values for Maximum Efficiency

for small surface mount inductors as a function of peak current is shown in Figure 4. The values in this range are a goodcompromisebetweenthetrade-offsdiscussedabove. For applications where board area is not a limiting factor, inductors with larger cores can be used, which extends the recommended range of Figure 4 to larger values.

Inductor Core Selection

Once the value for L is known, the type of inductor must be selected. High efficiency regulators generally cannot afford the core loss found in low cost powdered iron cores, forcing the use of the more expensive ferrite cores. Actual core loss is independent of core size for a fixed inductor value but is very dependent of the inductance selected. As the inductance increases, core losses decrease. Unfortunately, increased inductance requires more turns of wire and therefore copper losses will increase.

Ferrite designs have very low core losses and are preferred at high switching frequencies, so design goals can concentrate on copper loss and preventing saturation. Ferrite core material saturates "hard," which means that inductance collapses abruptly when the peak design current is exceeded. This results in an abrupt increase in inductor ripple current and consequently output voltage ripple. Do not allow the core to saturate!

Different core materials and shapes will change the size/ currentandprice/currentrelationshipofaninductor. Toroid or shielded pot cores in ferrite or permalloy materials are small and do not radiate energy but generally cost more

than powdered iron core inductors with similar characteristics. The choice of which style inductor to use mainly depends on the price versus size requirements and any radiated field/EMI requirements. New designs for surface mount inductors are available from Coiltronics, Coilcraft, TDK, Toko, and Sumida.

CIN and COUT Selection

The input capacitor, C_{IN} , is needed to filter the trapezoidal current at the source of the top high side MOSFET. C_{IN} should be sized to provide the energy required to magnetize the inductor without causing a large decrease in input voltage (ΔV_{IN}). The relationship between C_{IN} and ΔV_{IN} is given by:

$$
C_{IN} > \frac{L \cdot I_{PEAK}^2}{2 \cdot V_{IN} \cdot \Delta V_{IN}}
$$

It is recommended to use a larger value for C_{IN} than calculated by the previous equation since capacitance decreases with applied voltage. In general, a 1µF X7R ceramic capacitor is a good choice for C_{IN} in most LTC3639 applications.

To prevent large ripple voltage, a low ESR input capacitor sized for the maximum RMS current should be used. RMS current is given by:

$$
I_{RMS} = I_{OUT(MAX)} \bullet \frac{V_{OUT}}{V_{IN}} \bullet \sqrt{\frac{V_{IN}}{V_{OUT}} - 1}
$$

This formula has a maximum at $V_{IN} = 2V_{OUT}$, where $I_{RMS} =$ $I_{OUT}/2$. This simple worst-case condition is commonly used for design because even significant deviations do not offer much relief. Note that ripple current ratings from capacitor manufacturers are often based only on 2000 hours of life which makes it advisable to further derate the capacitor, or choose a capacitor rated at a higher temperature than required. Several capacitors may also be paralleled to meet size or height requirements in the design.

The output capacitor, C_{OUT} , filters the inductor's ripple current and stores energy to satisfy the load current when the LTC3639 is in sleep. The output ripple has a lower limit of $V_{\text{OUT}}/160$ due to the 5mV typical hysteresis of the feedback comparator. The time delay of the comparator adds an additional ripple voltage that is a function of the load current. During this delay time, the LTC3639 continues to switch and supply current to the output. The output ripple can be approximated by:

$$
\Delta V_{\text{OUT}} \approx \left(\frac{I_{\text{PEAK}}}{2} - I_{\text{LOAD}}\right) \cdot \frac{4 \cdot 10^{-6}}{C_{\text{OUT}}} + \frac{V_{\text{OUT}}}{160}
$$

The output ripple is a maximum at no load and approaches lower limit of $V_{\text{OUT}}/160$ at full load. Choose the output capacitor C_{OUT} to limit the output voltage ripple ΔV_{OUT} using the following equation:

$$
C_{\text{OUT}} \ge \frac{I_{\text{PEAK}} \cdot 2 \cdot 10^{-6}}{\Delta V_{\text{OUT}} - \frac{V_{\text{OUT}}}{160}}
$$

The value of the output capacitor must also be large enough to accept the energy stored in the inductor without a large change in output voltage during a single switching cycle.

Setting this voltage step equal to 1% of the output voltage, the output capacitor must be:

$$
C_{\text{OUT}} > \frac{L}{2} \cdot \left(\frac{I_{\text{PEAK}}}{V_{\text{OUT}}}\right)^2 \cdot \frac{100\%}{1\%}
$$

Typically, a capacitor that satisfies the voltage ripple requirement is adequate to filter the inductor ripple. To avoid overheating, the output capacitor must also be sized to handle the ripple current generated by the inductor. The worst-case ripple current in the output capacitor is given by $I_{RMS} = I_{PEAK}/2$. Multiple capacitors placed in parallel may be needed to meet the ESR and RMS current handling requirements.

Dry tantalum, special polymer, aluminum electrolytic, and ceramic capacitors are all available in surface mount packages. Special polymer capacitors offer very low ESR but have lower capacitance density than other types. Tantalum capacitors have the highest capacitance density but it is important only to use types that have been surge

tested for use in switching power supplies. Aluminum electrolytic capacitors have significantly higher ESR but can be used in cost-sensitive applications provided that consideration is given to ripple current ratings and longterm reliability. Ceramic capacitors have excellent low ESR characteristics but can have high voltage coefficient and audible piezoelectric effects. The high quality factor (Q) of ceramic capacitors in series with trace inductance can also lead to significant input voltage ringing.

Input Voltage Steps

If the input voltage falls below the regulated output voltage, the body diode of the internal high side MOSFET will conduct current from the output supply to the input supply. If the input voltage falls rapidly, the voltage across the inductor will be significant and may saturate the inductor. A large current will then flow through the high side MOSFET body diode, resulting in excessive power dissipation that may damage the part.

If rapid voltage steps are expected on the input supply, put a small silicon or Schottky diode in series with the V_{IN} pin to prevent reverse current and inductor saturation, shown below as D1 in Figure 5. The diode should be sized for a

Figure 5. Preventing Current Flow to the Input

reverse voltage of greater than the regulated output voltage, and to withstand repetitive currents higher than the maximum peak current of the LTC3639.

Ceramic Capacitors and Audible Noise

Higher value, lower cost ceramic capacitors are now becoming available in smaller case sizes. Their high ripple current, high voltage rating, and low ESR make them ideal for switching regulator applications. However, care must be taken when these capacitors are used at the input and output. When a ceramic capacitor is used at the input and the power is supplied by a wall adapter through long wires, a load step at the output can induce ringing at the input, V_{IN} . At best, this ringing can couple to the output and be mistaken as loop instability. At worst, a sudden inrush of current through the long wires can potentially cause a voltage spike at V_{IN} large enough to damage the part.

For applications with inductive source impedance, such as a long wire, a series RC network may be required in

Figure 6. Series RC to Reduce VIN Ringing

parallel with C_{IN} to dampen the ringing of the input supply. Figure 6 shows this circuit and the typical values required to dampen the ringing. Refer to Application Note 88 for additional information on suppressing input supply transients.

Ceramic capacitors are also piezoelectric. The LTC3639's burst frequency depends on the load current, and in some applications the LTC3639 can excite the ceramic capacitor at audio frequencies, generating audible noise. This noise is typically very quiet to a casual ear; however, if the noise is unacceptable, use a high performance tantalum or electrolytic capacitor at the output.

Output Voltage Programming

The LTC3639 has three fixed output voltage modes and an adjustable mode that can be selected with the V_{PRG1} and V_{PRG2} pins. The fixed output modes use an internal feedback divider which enables higher efficiency, higher noise immunity, and lower output voltage ripple for 5V, 3.3V, and 1.8V applications. To select the fixed 5V output

voltage, connect V_{PRG1} to SS and V_{PRG2} to GND. For 3.3V, connect V_{PRG1} to GND and V_{PRG2} to SS. For 1.8V, connect both V_{PRG1} and V_{PRG2} to SS. For any of the fixed output voltage options, directly connect the V_{FB} pin to V_{OIII} .

For the adjustable output mode (V_{PRG1} = V_{PRG2} = GND), the output voltage is set by an external resistive divider according to the following equation:

$$
V_{\text{OUT}} = 0.8 V \cdot \left(1 + \frac{R1}{R2}\right)
$$

Figure 7. Setting the Output Voltage with External Resistors

The resistive divider allows the V_{FB} pin to sense a fraction of the output voltage as shown in Figure 7. The output voltage can range from $0.8V$ to V_{IN} . Be careful to keep the divider resistors very close to the V_{FB} pin to minimize noise pick-up on the sensitive V_{FB} trace.

To minimize the no-load supply current, resistor values in the megohm range may be used; however, large resistor values should be used with caution. The feedback divider is the only load current when in shutdown. If PCB leakage current to the output node or switch node exceeds the load current, the output voltage will be pulled up. In normal operation, this is generally a minor concern since the load current is much greater than the leakage.

To avoid excessively large values of R1 in high output voltage applications ($V_{OIII} \ge 10V$), a combination of external and internal resistors can be used to set the output voltage. This has an additional benefit of increasing the noise

Figure 8. Setting the Output Voltage with External and Internal Resistors

immunity on the V_{FB} pin. Figure 8 shows the LTC3639 with the V_{FR} pin configured for a 5V fixed output with an external divider to generate a higher output voltage. The internal 5M resistance appears in parallel with R2, and the value of R2 must be adjusted accordingly. R2 should be chosen to be less than 200k to keep the output voltage variation less than 1% due to the tolerance of the LTC3639's internal resistor.

RUN Pin and Overvoltage/Undervoltage Lockout

The LTC3639 has a low power shutdown mode controlled by the RUN pin. Pulling the RUN pin below 0.7V puts the LTC3639 into a low quiescent current shutdown mode $(I₀ \sim 1.4 \mu A)$. When the RUN pin is greater than 1.21V, switching is enabled. Figure 9 shows examples of configurations for driving the RUN pin from logic.

The RUN and OVLO pins can alternatively be configured as precise undervoltage (UVLO) and overvoltage (OVLO) lockouts on the V_{IN} supply with a resistive divider from V_{IN} to ground. A simple resistive divider can be used as shown in Figure 10 to meet specific V_{IN} voltage requirements.

The current that flows through the R3-R4-R5 divider will directly add to the shutdown, sleep, and active current of the LTC3639, and care should be taken to minimize the

Figure 9. RUN Pin Interface to Logic

Figure 10. Adjustable UV and OV Lockout

impact of this current on the overall efficiency of the application circuit. Resistor values in the megohm range may be required to keep the impact on quiescent shutdown and sleep currents low. To pick resistor values, the sum total of R3 + R4 + R5 (R_{TOTA}) should be chosen first based on the allowable DC current that can be drawn from V_{IN} . The individual values of R3, R4 and R5 can then be calculated from the following equations:

$$
R5 = R_{\text{total}} \cdot \frac{1.21V}{\text{Rising } V_{\text{IN}} \text{ OVLO Threshold}}
$$
\n
$$
R4 = R_{\text{total}} \cdot \frac{1.21V}{\text{Rising } V_{\text{IN}} \text{ UVLO Threshold}} - R5
$$
\n
$$
R3 = R_{\text{total}} - R5 - R4
$$

For applications that do not need a precise external OVLO, the OVLO pin should be tied directly to ground. The RUN pin in this type of application can be used as an external UVLO using the previous equations with R5 = 0Ω .

Similarly, for applications that do not require a precise UVLO, the RUN pin can be tied to V_{IN} . In this configuration, the UVLO threshold is limited to the internal V_{IN} UVLO thresholds as shown in the Electrical Characteristics table. The resistor values for the OVLO can be computed using the previous equations with R3 = 0Ω .

Be aware that the OVLO pin cannot be allowed to exceed its absolute maximum rating of 6V. To keep the voltage on the OVLO pin from exceeding 6V, the following relation should be satisfied:

$$
V_{IN(MAX)} \bullet \left(\frac{R5}{R3 + R4 + R5}\right) < 6V
$$

Soft-Start

Soft-start is implemented by ramping the effective reference voltage from 0V to 0.8V. To increase the duration of the reference voltage soft-start, place a capacitor from the SS pin to ground. An internal 5µA pull-up current will charge this capacitor. The value of the soft-start capacitor can be calculated by the following equation:

$$
C_{SS} = \text{Soft-Start Time} \cdot \frac{5\mu A}{0.8V}
$$

The minimum soft-start time is limited to the internal soft-start timer of 1ms. When the LTC3639 detects a fault condition (input supply undervoltage or overvoltage) or when the RUN pin falls below 1.1V, the SS pin is quickly pulled to ground and the internal soft-start timer is reset. This ensures an orderly restart when using an external soft-start capacitor.

Note that the soft-start capacitor may not be the limiting factor in the output voltage ramp. The maximum output current, which is equal to half of the peak current, must charge the output capacitor from 0V to its regulated value. For small peak currents or large output capacitors, this

ramp time can be significant. Therefore, the output voltage ramp time from 0V to the regulated V_{OUT} value is limited to a minimum of

Ramp Time ≥ $\frac{2C_{OUT}}{1}$ IPEAK $\rm V_{\rm OUT}$

Optimizing Output Voltage Ripple

After the peak current resistor and inductor have been selected to meet the load current and frequency requirements, an optional capacitor, C_{ISFT} can be added in parallel with R_{ISFT} to reduce the output voltage ripple dependency on load current.

At light loads the output voltage ripple will be a maximum. The peak inductor current is controlled by the voltage on the I_{SET} pin. The current out of the I_{SET} pin is 5µA while the LTC3639 is active and is reduced to 1µA during sleep mode. The I_{SET} current will return to 5µA on the first switching cycle after sleep mode. Placing a parallel RC network to ground on the $I_{\rm SFT}$ pin filters the $I_{\rm SFT}$ voltage as the LTC3639 enters and exits sleep mode, which in turn will affect the output voltage ripple, efficiency, and load step transient performance.

Efficiency Considerations

The efficiency of a switching regulator is equal to the output power divided by the input power times 100%. It is often useful to analyze individual losses to determine what is limiting the efficiency and which change would produce the most improvement. Efficiency can be expressed as:

Efficiency = $100\% - (L1 + L2 + L3 + ...)$

where L1, L2, etc. are the individual losses as a percentage of input power.

Although all dissipative elements in the circuit produce losses, two main sources usually account for most of the losses: V_{IN} operating current and I^2R losses. The V_{IN}

operating current dominates the efficiency loss at very low load currents whereas the I2R loss dominates the efficiency loss at medium to high load currents.

- 1. The V_{IN} operating current comprises two components: The DC supply current as given in the electrical characteristics and the internal MOSFET gate charge currents. The gate charge current results from switching the gate capacitance of the internal power MOSFET switches. Each time the gate is switched from high to low to high again, a packet of charge, ΔQ , moves from V_{IN} to ground. The resulting $\Delta Q/dt$ is the current out of V_{IN} that is typically larger than the DC bias current.
- 2. 1^2R losses are calculated from the resistances of the internal switches, R_{SW} and external inductor R_L . When switching, the average output current flowing through the inductor is "chopped" between the high side PMOS switch and the low side NMOS switch. Thus, the series resistance looking back into the switch pin is a function of the top and bottom switch $R_{DS(ON)}$ values and the duty cycle (DC = $V_{\text{OUT}}/V_{\text{IN}}$) as follows:

 $R_{SW} = (R_{DS(ON)TOP})DC + (R_{DS(ON)BOT})(1 - DC)$

The $R_{DS(ON)}$ for both the top and bottom MOSFETs can be obtained from the Typical Performance Characteristics curves. Thus, to obtain the $1²R$ losses, simply add R_{SW} to R_1 and multiply the result by the square of the average output current:

 I^2R Loss = $I_0^2(R_{SW} + R_L)$

Other losses, including C_{IN} and C_{OUT} ESR dissipative losses and inductor core losses, generally account for less than 2% of the total power loss.

Thermal Considerations

In most applications, the LTC3639 does not dissipate much heat due to its high efficiency. But, in applications where the LTC3639 is running at high ambient temperature with

low supply voltage and high duty cycles, such as dropout, the heat dissipated may exceed the maximum junction temperature of the part.

To prevent the LTC3639 from exceeding the maximum junction temperature, the user will need to do some thermal analysis. The goal of the thermal analysis is to determine whether the power dissipated exceeds the maximum junction temperature of the part. The temperature rise from ambient to junction is given by:

$$
T_R = P_D \bullet \theta_{JA}
$$

Where P_D is the power dissipated by the regulator and θ_{JA} is the thermal resistance from the junction of the die to the ambient temperature.

The junction temperature is given by:

 $T_J = T_A + T_R$

Generally, the worst-case power dissipation is in dropout at low input voltage. In dropout, the LTC3639 can provide a DC current as high as the full 230mA peak current to the output. At low input voltage, this current flows through a higher resistance MOSFET, which dissipates more power.

As an example, consider the LTC3639 in dropout at an input voltage of 5V, a load current of 230mA and an ambient temperature of 85°C. From the Typical Performance graphs of Switch On-Resistance, the $R_{DS(ON)}$ of the top switch at V_{IN} = 5V and 100°C is approximately 7.5 Ω . Therefore, the power dissipated by the part is:

$$
P_D = (I_{LOAD})^2 \cdot R_{DS(ON)} = (230mA)^2 \cdot 7.5\Omega = 0.4W
$$

For the MSOP package the θ_{JA} is 40°C/W. Thus, the junction temperature of the regulator is:

$$
T_J = 85^{\circ}C + 0.4W \cdot \frac{40^{\circ}C}{W} = 101^{\circ}C
$$

which is below the maximum junction temperature of 150°C.

Pin Clearance/Creepage Considerations

The LTC3639 MSE package has been uniquely designed to meet high voltage clearance and creepage requirements. Pins 2, 4, 13, and 15 are omitted to increase the spacing between adjacent high voltage solder pads (V_{IN} , SW, and RUN) to a minimum of 0.657mm which is sufficient for most applications. For more information, refer to the printed circuit board design standards described in IPC-2221 (www.ipc.org).

Design Example

As a design example, consider using the LTC3639 in an application with the following specifications: $V_{IN} = 36V$ to 72V (48V nominal), $V_{\text{OUT}} = 12V$, $I_{\text{OUT}} = 100 \text{mA}$, f = 200kHz, and that switching is enabled when V_{IN} is between 30V and 90V.

First, calculate the inductor value based on the switching frequency:

$$
L = \left(\frac{12V}{200\text{kHz} \cdot 0.23\text{A}}\right) \cdot \left(1 - \frac{12V}{48V}\right) \approx 196\mu\text{H}
$$

Choose a 220µH inductor as a standard value. Next, verify that this meets the L_{MIN} requirement at the maximum input voltage:

$$
L_{\text{MIN}} = \frac{90 \text{V} \cdot 150 \text{ns}}{0.23 \text{A}} \cdot 1.2 = 70 \mu \text{H}
$$

Therefore, the minimum inductor requirement is satisfied and the 220μH inductor value may be used.

Next, C_{IN} and C_{OUT} are selected. For this design, C_{IN} should be sized for a current rating of at least:

$$
I_{RMS} = 100mA \cdot \frac{12V}{36V} \cdot \sqrt{\frac{36V}{12V} - 1} \approx 47mA_{RMS}
$$

The value of C_{1N} is selected to keep the input from drooping less than 360mV (1%) at low line:

$$
C_{IN} > \frac{220\mu H \cdot 0.23A^2}{2 \cdot 36V \cdot 360mV} \approx 0.45\mu F
$$

Since the capacitance of capacitors decreases with DC bias, a 1µF capacitor should be chosen.

 C_{OUT} will be selected based on a value large enough to satisfy the output voltage ripple requirement. For a 1% output ripple (120mV), the value of the output capacitor can be calculated from:

$$
C_{\text{OUT}} \ge \frac{0.23A \cdot 2 \cdot 10^{-6}}{120mV - \frac{12V}{160}} \approx 10 \mu F
$$

 C_{OUT} also needs an ESR that will satisfy the output voltage ripple requirement. The required ESR can be calculated from:

$$
ESR < \frac{120mV}{0.23A} \approx 522m\Omega
$$

A 10µF ceramic capacitor has significantly less ESR than 522m $Ω$. The output voltage can now be programmed by choosing the values of R1 and R2. Since the output voltage is higher than 10V, the LTC3639 should be set for a 5V fixed output with an external divider to divide the 12V output down to 5V. R2 is chosen to be less than 200k to keep the output voltage variation to less than 1% due to the internal 5M resistor tolerance. Set R2 = 196k and calculate R1 as:

$$
R1 = \frac{12V - 5V}{5V} \cdot (196k\Omega ||5M\Omega) = 264k\Omega
$$

Choose a standard value of 267k for R1.

The undervoltage and overvoltage lockout requirements on V_{IN} can be satisfied with a resistive divider from V_{IN} to the RUN and OVLO pins (refer to Figure 10). Choose R3 + $R4 + R5 = 2.5M$ to minimize the loading on V_{IN} . Calculate R3, R4 and R5 as follows:

$$
R5 = \frac{1.21V \cdot 2.5M\Omega}{V_{IN_OV(RISING)}} = 33.6k
$$

$$
R4 = \frac{1.21V \cdot 2.5M\Omega}{V_{IN_UV(RISING)}} - R5 = 67.2k
$$

$$
R3 = 2.5M\Omega - R4 - R5 = 2.4M
$$

Since specific resistor values in the megohm range are generally less available, it may be necessary to scale R3, R4, and R5 to a standard value of R3. For this example, choose $R3 = 2.2M$ and scale R4 and R5 by 2.2M/2.4M. Then, R4 = 61.6k and R5 = 30.8k. Choose standard values of $R3 = 2.2M$, $R4 = 62k$, and $R5 = 30.9k$. Note that the falling thresholds for both UVLO and OVLO will be 10% less than the rising thresholds, or 27V and 81V respectively.

Figure 11. 36V to 72V Input to 12V Output, 100mA Regulator

The I_{SFT} pin should be left open in this example to select maximum peak current (230mA). Figure 11 shows a complete schematic for this design example.

PC Board Layout Checklist

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the LTC3639. Check the following in your layout:

- 1. Large switched currents flow in the power switches and input capacitor. The loop formed by these components should be as small as possible. A ground plane is recommended to minimize ground impedance.
- 2. Connect the $(+)$ terminal of the input capacitor, C_{IN} , as close as possible to the V_{IN} pin. This capacitor provides the AC current into the internal power MOSFETs.
- 3. Keep the switching node, SW, away from all sensitive small signal nodes. The rapid transitions on the switching node can couple to high impedance nodes, in particular V_{FB} , and create increased output ripple.

Figure 12. Example PCB Layout

Figure 13. High Efficiency 100mA Regulator

Figure 14. Low Output Voltage Ripple 100mA Regulator with 75ms Soft-Start

4V to 135V Input to –15V Output Positive-to-Negative Regulator

Output Voltage Ripple vs Load Current

40V to 150V Input to 36V/100mA Output with 25mA Input Current Limit

Maximum Load and Input Current vs Input Voltage

Burst Frequency vs Load Current

Input Current vs Load Current

PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

MSE Package Variation: MSE16 (12) 16-Lead Plastic MSOP with 4 Pins Removed Exposed Die Pad

(Reference LTC DWG # 05-08-1871 Rev D)

- 2. DRAWING NOT TO SCALE
- 3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.

 MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE 4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.

- INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
- 5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX
- 6. EXPOSED PAD DIMENSION DOES INCLUDE MOLD FLASH. MOLD FLASH ON E-PAD SHALL NOT EXCEED 0.254mm (.010") PER SIDE.

REVISION HISTORY

RELATED PARTS

