











bq500101

SLPS585 - MARCH 2016

bq500101 NexFET™ Power Stage

Features

- 98% System Efficiency at 5 A
- Max Rated Continuous Current 10 A, Peak 15 A
- High-Frequency Operation (up to 600 kHz)
- High-Density SON 3.5 × 4.5 mm Footprint
- Ultra-Low Inductance Package
- System Optimized PCB Footprint
- 3.3-V and 5-V PWM Signal Compatible
- Input Voltages up to 24 V
- Integrated Bootstrap Diode
- **Shoot-Through Protection**
- RoHS Compliant Lead Free Terminal Plating
- Halogen Free
- Optimized Power Stage Containing High-Efficiency Gate Drivers and FETs
- Optimized for 15-W Wireless Power Transmitter Designs

2 Applications

- WPC (Qi) 1.2 Compliant Wireless Power Transmitters for 15-W or 5-W Systems
- Proprietary Wireless Chargers and Transmitters
- Wirelessly Powered Industrial and Medical **Systems**
- For more information, see www.ti.com/wirelesspower


3 Description

The bq500101 NexFET™ Power Stage is optimized for wireless power applications covering the WPC v1.2 medium power specification. The device can be used for both the rail voltage control in fixed frequency transmitter types as well as the coil drivers for both fixed and variable frequency types. This combination produces a high-current, high-efficiency, and high-speed switching device in a small 3.5 × 4.5 mm outline package. In addition, the PCB footprint is optimized to help reduce design time and simplify the completion of the overall system design.

Device Information⁽¹⁾

ORDER NUMBER	PACKAGE	BODY SIZE (NOM)
bq500101	DPC (9)	3.5 mm x 4.5 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Typical Power Stage Efficiency and Power Loss






Table of Contents

1	Features 1		8.1 Application Information	
2	Applications 1		8.2 Typical Application	8
3	Description 1		8.3 System Example	ť
4	Revision History	9	Layout	K
5	Pin Configuration and Functions		9.1 Layout Guidelines	13
6	Specifications		9.2 Layout Example	13
U	6.1 Absolute Maximum Ratings		9.3 Thermal Considerations	14
	6.2 ESD Ratings	10	Device and Documentation Support	15
	6.3 Recommended Operating Conditions		10.1 Trademarks	1
	6.4 Thermal Information		10.2 Electrostatic Discharge Caution	1
	6.5 Electrical Characteristics		10.3 Glossary	1
7	Detailed Description 6	11	Mechanical, Packaging, and Orderable	
•	7.1 Overview		Information	16
	7.2 Functional Block Diagram		11.1 Mechanical Drawing	1 (
	7.3 Feature Description		11.2 Recommended PCB Land Pattern	17
8	Application and Implementation		11.3 Recommended Stencil Opening	1


4 Revision History

DATE	REVISION	NOTES
March 2016	*	Initial release.



5 Pin Configuration and Functions

SON 3.5 × 4.5 mm (Top View)



Pin Functions

	PIN	DESCRIPTION
NO.	NAME	DESCRIPTION
1	V_{DD}	Supply voltage to gate drivers and internal circuitry.
2	V_{DD}	Supply voltage to gate drivers and internal circuitry.
3	P _{GND}	Power ground, needs to be connected to Pin 9 and PCB
4	V_{SW}	Voltage switching node – pin connection to the inductor.
5	V _{IN}	Input voltage pin. Connect input capacitors close to this pin.
6	BOOT_R	Bootstrap capacitor C _{BOOT} connections. Connect a minimum 0.1 μF 16 V X5R, ceramic cap C _{BOOT} from BOOT to
7	воот	BOOT_R pins. The bootstrap capacitor provides the charge to turn on the Control FET. The bootstrap diode is integrated. Boot_R is internally connected to V _{SW} .
8	PWM	Pulse Width modulated tri-state input from external controller. Logic Low sets Control FET gate low and Sync FET gate high. Logic High sets Control FET gate high and Sync FET gate Low. Open or High Z sets both MOSFET gates low if greater than the tri-state shutdown hold-off time (t _{3HT})
9	P _{GND}	Power ground

6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

 $T_A = 25$ °C (unless otherwise noted)

		MIN	MAX	UNIT
	V _{IN} to P _{GND}	-0.3	30	V
	V_{SW} to P_{GND} , V_{IN} to V_{SW}	-0.3	30	V
	V_{SW} to P_{GND} , V_{IN} to V_{SW} (<10 ns)	-7	33	V
	V _{DD} to P _{GND}	-0.3	6	V
	PWM	-0.3	6	V
	BOOT to P _{GND}	-0.3	35	V
	BOOT to P _{GND} (<10 ns)	-2	38	V
	BOOT to BOOT_R	-0.3	6	V
	BOOT to BOOT_R (duty cycle <0.2%)		8	V
P _D	Power dissipation		8	W
T_{J}	Operating temperature	-40	150	°C
T _{stg}	Storage temperature	- 55	150	°C

⁽¹⁾ Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to Absolute Maximum rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
\/	Floatroatatio disabarga	Human body model (HBM) ⁽¹⁾	±2000	\/
V _(ESD) Electrostatic discharged	Electrostatic discharge	Charged device model (CDM) (2)	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

 $T_A = 25^{\circ}$ (unless otherwise noted)

			MIN	MAX	UNIT
V_{DD}	Gate drive voltage		4.5	5.5	V
V _{IN}	Input supply voltage (1)		24	V	
I _{SW}	Continuous V _{SW} current	$V_{IN} = 10 \text{ V}, V_{DD} = 5 \text{ V}, \text{ Duty cycle} = 50\%, f_{SW} = 130 \text{ kHz}, L_{SW} = 6 \mu H^{(2)}$		10	Α
I _{SW-PK}	Peak V _{SW} current (3)	$f_{SW} = 130 \text{ kHz}, L_{SW} = 6 \mu H^{(2)}$		15	Α
$f_{\sf SW}$	Switching frequency	$C_{BOOT} = 0.1 \mu F (min)$		600	kHz
	On time duty cycle			85%	
	Minimum PWM on time	40		ns	
	Operating temperature		-40	125	°C

⁽¹⁾ Operating at high V_{IN} can create excessive AC voltage overshoots on the switch node (V_{SW}) during MOSFET switching transients. For reliable operation, the switch node (V_{SW}) to ground voltage must remain at or below the Absolute Maximum Ratings.

(2) Measurement made with six 10 μF (TDK C3216X5R1C106KT or equivalent) ceramic capacitors placed across V_{IN} to P_{GND} pins.

6.4 Thermal Information

 $T_{\Delta} = 25^{\circ}C$ (unless otherwise noted)

	THERMAL METRIC	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-case (top of package) thermal resistance ⁽¹⁾			22.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance (2)			2.5	- C/VV

⁽¹⁾ R_{0JC} is determined with the device mounted on a 1 inch² (6.45 cm²), 2 oz (0.071 mm thick) Cu pad on a 1.5 inch x 1.5 inch, 0.06 inch (1.52 mm) thick FR4 board.

STRUMENTS

⁽²⁾ JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.

⁽³⁾ System conditions as defined in Note 2. Peak V_{SW} Current is applied for $t_p = 10$ ms, duty cycle $\leq 1\%$

⁽²⁾ R_{0JB} value based on hottest board temperature within 1mm of the package.



6.5 Electrical Characteristics

 $T_A = 25$ °C, $V_{DD} = POR$ to 5.5 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TY	P MAX	UNIT
P _{LOSS}					
Power loss ⁽¹⁾		$V_{IN} = 10 \text{ V}, V_{DD} = 5 \text{ V}, I_{SW} = 5 \text{ A}, f_{SW} = 130 \text{ kHz}, \\ L_{SW} = 6 \mu\text{H}, T_{J} = 25^{\circ}\text{C}, \text{ Duty Cycle} = 50\%$	0.0	53	W
Power loss ⁽¹⁾		$V_{IN} = 10 \text{ V}, V_{DD} = 5 \text{ V}, I_{SW} = 5 \text{ A}, f_{SW} = 130 \text{ kHz}, \\ L_{SW} = 6 \mu\text{H}, T_{J} = 125^{\circ}\text{C}, \text{Duty Cycle} = 50\%$	0.0	68	W
V _{IN}					
IQ	V _{IN} quiescent current	PWM = Floating, V _{DD} = 5 V, V _{IN} = 24 V		1	μΑ
V_{DD}					
I _{DD}	Standby supply current	PWM = Float	10	30	μΑ
I _{DD}	Operating supply current	PWM = 50% Duty cycle, f_{SW} = 130 kHz		2	mA
POWER-ON	RESET AND UNDERVOLTAGE	LOCKOUT			
V _{DD} Rising	Power-on reset			4.15	V
V_{DD} Falling	UVLO		3.7		V
	Hysteresis		0	.2	V
PWM I/O SP	ECIFICATIONS				
D	Input impedance	Pull up to V _{DD}		00	kΩ
R _I	input impedance	Pull down (to GND)		00	K12
V_{IH}	Logic level high		2.65		
V_{IL}	Logic level low			0.6	V
V_{IH}	Hysteresis		0	.2	V
V_{TS}	Tri-state voltage		1.3	2	
$t_{\text{THOLD}(\text{off1})}$	Tri-state activation time (falling) PWM		(60	
t _{THOLD(off2)}	Tri-state activation time (rising) PWM		60		ns
t _{3RD(PWM)}	Tri-state exit time PWM (1)			100	ns
BOOTSTRA	P SWITCH		•		
V _{FBST}	Forward voltage	I _F = 10 mA	1:	20 240	mV
I _{RLEAK}	Reverse leakage ⁽¹⁾	$V_{BOOT} - V_{DD} = 25 \text{ V}$		2	μΑ

⁽¹⁾ Specified by design


TEXAS INSTRUMENTS

7 Detailed Description

7.1 Overview

The bq500101 NexFET™ Power Stage is a highly optimized design for use in wireless power transmitter designs. The bq500101 can also be used for synchronous buck applications.

7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 Powering bg500101 And Gate Drivers

An external V_{DD} voltage is required to supply the integrated gate driver device and provide the necessary gate drive power for the MOSFETS. A 1- μ F 10-V X5R or higher ceramic capacitor is recommended to bypass V_{DD} pin to P_{GND} . A bootstrap circuit to provide gate drive power for the Control FET is also included. The bootstrap supply to drive the Control FET is generated by connecting a 100-nF 16-V X5R ceramic capacitor C_{BOOT} between BOOT and BOOT_R pins. An optional R_{BOOT} resistor in series with C_{BOOT} can be used to slow down the turn on speed of the Control FET and reduce voltage spikes on the V_{SW} node. A typical 1 Ω to 4.7 Ω value is a compromise between switching loss and V_{SW} spike amplitude.

7.3.2 Undervoltage Lockout Protection (UVLO)

The undervoltage lockout (UVLO) comparator evaluates the VDD voltage level. As V_{VDD} rises, both the Control FET and Sync FET gates hold actively low at all times until V_{VDD} reaches the higher UVLO threshold (V_{UVLO_H})., Then the driver becomes operational and responds to PWM command. If VDD falls below the lower UVLO threshold ($V_{UVLO_L} = V_{UVLO_H}$ – Hysteresis), the device disables the driver and drives the outputs of the Control FET and Sync FET gates actively low. Figure 1 shows this function.




Figure 1. UVLO Operation

7.3.3 Integrated Boost-Switch

To maintain a BOOT- V_{SW} voltage close to VDD (to get lower conduction losses on the high-side FET), the conventional diode between the VDD pin and the BOOT pin is replaced by a FET which is gated by the DRVL signal.

TEXAS INSTRUMENTS

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The Power Stage bq500101 is a highly optimized design for wireless power transmitter applications using NexFET devices with a 5-V gate drive. The Control FET and Sync FET silicon are parametrically tuned to yield the lowest power loss and highest system efficiency. As a result, a rating method is used that is tailored towards a more systems centric environment. The high-performance gate driver device integrated in the package helps minimize the parasitics and results in extremely fast switching of the power MOSFETs. System level performance curves such as Power Loss, Safe Operating Area and normalized graphs allow engineers to predict the product performance in the actual application.

8.2 Typical Application





Figure 2. Application Schematic



Typical Application (continued)

8.2.1 Application Curves


T_J = 125°C, unless stated otherwise




TEXAS INSTRUMENTS

Typical Application (continued)

 $T_J = 125$ °C, unless stated otherwise



1. The Typical bq500101 System Characteristic curves are based on measurements made on a PCB design with dimensions of 4.0 inches (W) \times 3.5 inches (L) \times 0.062 inch (T) and 6 copper layers of 1-oz. copper thickness. See the *System Example* section for detailed explanation.



 $T_J = 125$ °C, unless stated otherwise

8.3 System Example

8.3.1 Power Loss Curves

MOSFET centric parameters such as ON-resistance and gate charges are primarily needed by engineers to estimate the loss generated by the devices. In an effort to simplify the design process for engineers, Texas Instruments has provided measured power loss performance curves. Figure 3 plots the power loss of the bq500101 as a function of load current. This curve is measured by configuring and running the bq500101 as the circuit shown in Figure 10. The measured power loss is the bq500101 device power loss which consists of both input conversion loss and gate drive loss. Equation 1 is used to generate the power loss curve.

Power Loss =
$$(V_{IN} \times I_{IN}) + (V_{DD} \times I_{DD}) - (V_{SW AVG} \times I_{OUT})$$
 (1)

The power loss curve in Figure 3 is measured at the maximum recommended junction temperature of $T_{ij} = 125^{\circ}$ C under isothermal test conditions.




Figure 10. Power Loss Test Circuit

8.3.2 Safe Operating Area (SOA) Curves

The SOA curves in the bq500101 datasheet give engineers guidance on the temperature boundaries within an operating system by incorporating the thermal resistance and system power loss. Figure 5 and Figure 6 outline the temperature and airflow conditions required for a given load current. The area under the curve dictates the safe operating area. All the curves are based on measurements made on a PCB design with dimensions of 4.0" $(W) \times 3.5$ " $(L) \times 0.062$ " (T) and 6 copper layers of 1-oz. copper thickness.

8.3.3 Normalized Curves

The normalized curves in the bq500101 data sheet give engineers guidance on the Power Loss and SOA adjustments based on their application specific needs. These curves show how the power loss and SOA boundaries will adjust for a given set of systems conditions. The primary Y-axis is the normalized change in power loss and the secondary Y-axis is the change is system temperature required in order to comply with the SOA curve. The change in power loss is a multiplier for the Power Loss curve and the change in temperature is subtracted from the SOA curve.

System Example (continued)

8.3.3.1 Calculating Power Loss and SOA

The user can estimate product loss and SOA boundaries by arithmetic means (see the Design Example below). Though the Power Loss and SOA curves in this datasheet are taken for a specific set of test conditions, the following procedure will outline the steps engineers should take to predict product performance for any set of system conditions.

8.3.3.1.1 Design Example

Operating Conditions: Output Current (I_{SW}) = 9 A, Input Voltage (V_{IN}) = 8 V, Switching Frequency (f_{SW}) = 300 kHz, Output Inductor (L_{SW}) = 5 μ H, Duty Cycle = 50%.

8.3.3.1.2 Calculating Power Loss

- Typical Power Loss at 9 A = 1.78 W (Figure 3)
- Normalized Power Loss for switching frequency ≈ 1.03 (Figure 7)
- Normalized Power Loss for input voltage ≈ 0.96 (Figure 8)
- Normalized Power Loss for output inductor ≈ 1.075 (Figure 9)
- Final calculated Power Loss = 1.78 W x 1.03 x 0.96 x 1.075 ≈ 1.89 W

8.3.3.1.3 Calculating SOA Adjustments

- SOA adjustment for switching frequency ≈ 0.20°C (Figure 7)
- SOA adjustment for input voltage ≈ -0.30°C (Figure 8)
- SOA adjustment for output inductor ≈ 0.60°C (Figure 9)
- Final calculated SOA adjustment = 0.2 + (-0.3) + 0.6 ≈ 0.5°C




Figure 11. Power Stage bq500101 SOA, T_A = 25°C

In the design example above, the estimated power loss of the bq500101 would increase to 1.89 W. In addition, the maximum allowable board and/or ambient temperature would have to decrease by 0.5°C. Figure 11 graphically shows how the SOA curve would be adjusted accordingly.

- 1. Start by drawing a horizontal line from the application current to the SOA curve.
- 2. Draw a vertical line from the SOA curve intercept down to the board/ambient temperature.
- 3. Adjust the SOA board/ambient temperature by subtracting the temperature adjustment value.

In the design example, the SOA temperature adjustment yields a reduction in allowable board/ambient temperature of 0.5°C. In the event the adjustment value is a negative number, subtracting the negative number would yield an increase in allowable board/ambient temperature.

NSTRUMENTS



9 Layout

9.1 Layout Guidelines

9.1.1 Recommended PCB Design Overview

There are two key system-level parameters that can be addressed with a proper PCB design: electrical and thermal performance. Properly optimizing the PCB layout will yield maximum performance in both areas. Below is a brief description on how to address each parameter.

9.1.2 Electrical Performance

The bq500101 has the ability to switch at voltage rates greater than 10 kV/ μ s. Special care must be then taken with the PCB layout design and placement of the input capacitors, inductor and switch capacitors (SW capacitors).

- The placement of the input capacitors relative to V_{IN} and P_{GND} pins of bq500101 device should have the highest priority during the component placement routine. It is critical to minimize these node lengths. As such, the ceramic input capacitor C1 needs to be placed as close as possible to the V_{IN} and P_{GND} pins (see Figure 12). Notice if there are input capacitors on both sides of the board, an appropriate amount of V_{IN} and GND vias need to be added to interconnect both layers..
- The bootstrap cap C_{BOOT} 0.1-μF 0603 16-V ceramic capacitor C4 in Figure 12 should be closely connected between BOOT and BOOT R pins.
- The switching node of the inductor should be placed relatively close to the Power Stage bq500101 V_{SW} pins.
 Minimizing the V_{SW} node length between these two components will reduce the PCB conduction losses and actually reduce the switching noise level. (1)

9.2 Layout Example




Figure 12. Recommended PCB Layout (Top Down View)

 Keong W. Kam, David Pommerenke, "EMI Analysis Methods for Synchronous Buck Converter EMI Root Cause Analysis", University of Missouri – Rolla

TEXAS INSTRUMENTS

9.3 Thermal Considerations

The bq500101 has the ability to use the GND planes as the primary thermal path. As such, the use of thermal vias is an effective way to pull away heat from the device and into the system board. Concerns of solder voids and manufacturability problems can be addressed by the use of three basic tactics to minimize the amount of solder attach that will wick down the via barrel:

- Intentionally space out the vias from each other to avoid a cluster of holes in a given area.
- Use the smallest drill size allowed in your design. The example in Figure 12 uses vias with a 10 mil drill hole and a 16 mil capture pad.
- Tent the opposite side of the via with solder-mask.

In the end, the number and drill size of the thermal vias should align with the end user's PCB design rules and manufacturing capabilities.



10 Device and Documentation Support

10.1 Trademarks

NexFET is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

10.2 Electrostatic Discharge Caution



www.ti.com

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

10.3 Glossary

SLYZ022 — TI Glossary.


This glossary lists and explains terms, acronyms, and definitions.


TEXAS INSTRUMENTS

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

11.1 Mechanical Drawing







DIM	N	MILLIMETERS			INCHES	
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	0.800	0.900	1.000	0.031	0.035	0.039
a1	0.000	0.000	0.080	0.000	0.000	0.003
b	0.150	0.200	0.250	0.006	0.008	0.010
b1	2.000	2.200	2.400	0.079	0.087	0.095
b2	0.150	0.200	0.250	0.006	0.008	0.010
c1	0.150	0.200	0.250	0.006	0.008	0.010
D2	3.850	3.950	4.050	0.152	0.156	0.160
E	4.400	4.500	4.600	0.173	0.177	0.181
E1	3.400	3.500	3.600	0.134	0.138	0.142
E2	2.000	2.100	2.200	0.079	0.083	0.087
е		0.400 TYP			0.016 TYP	
K		0.300 TYP				
L	0.300	0.400	0.500	0.012	0.016	0.020
L1	0.180	0.230	0.280	0.007	0.009	0.011
θ	0.00	_	_	0.00	_	_



11.2 Recommended PCB Land Pattern



11.3 Recommended Stencil Opening



NOTE: Dimensions are in mm (inches). Stencil is 100 μm thick.



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
BQ500101DPCR	ACTIVE	VSON-CLIP	DPC	8	2500	RoHS-Exempt & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	500101	Samples
BQ500101DPCT	ACTIVE	VSON-CLIP	DPC	8	250	RoHS-Exempt & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	500101	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated