

Enhanced Current Mode PWM Controller

Description

The CS51021/22/23/24 Fixed Frequency PWM Current Mode Controller family provides all necessary features required for AC-DC or DC-DC primary side control. Several features are included eliminating the additional components needed to implement them externally. In addition to low start-up current (75µA) and high frequency operation capability, the CS51021/ 22/23/24 family includes overvoltage and undervoltage monitoring, externally programmable dual

threshold overcurrent protection, current sense leading edge blanking, current slope compensation, accurate duty cycle control and an externally available 5V reference. The CS51021 and CS51023 feature bidirectional synchronization capability, while the CS51022 and CS51024 offer a sleep mode with 100µA maximum IC current consumption. The CS51021/22/23/24 family is available in a 16 lead narrow body SO package.

36-72V to 5V, 5A DC-DC Convertor

Features

- **75µA Max. Startup Current**
- **Fixed Frequency Current Mode Control**
- **1MHz Switching Frequency**
- **Undervoltage Protection Monitor**
- **Overvoltage Protection Monitor with Programmable Hysteresis**
- **Programmable Dual Threshold Overcurrent Protection with Delayed Restart**
- **Programmable Soft Start**
- **Accurate Maximum Duty Cycle Limit**
- **Programmable Slope Compensation**
- **Leading Edge Current Sense Blanking**
- **1A Sink/Source Gate Drive**
- **Bidirectional Synchronization (CS51021/23)**
- **50ns PWM Propagation Delay**
- **100µA Max Sleep Current (CS51022/24)**

Package Options

16 Lead SO Narrow & PDIP

Consult factory for other package options.

ON Semiconductor 2000 South County Trail, East Greenwich, RI 02818 Tel: (401)885–3600 Fax: (401)885–5786 N. American Technical Support: 800-282-9855 Web Site: www.onsemi.com

Absolute Maximum Ratings

Electrical Characteristics: Unless otherwise stated, specifications apply for -40°C < T_A < 85°C, -40°C < T_J < 150°C, **3V** < V_C < 20V, 8.2V < V_{CC} < 20V, R_T = 12k Ω , C_T = 390pF.

■ **Error Amplifier**

Electrical Characteristics: Unless otherwise stated, specifications apply for -40°C < T_A < 85°C, -40°C < T_J < 150°C, $3V < V_C < 20V$, $8.2V < V_{CC} < 20V$, $R_T = 12k\Omega$, $C_T = 390pF$.

Note 1: Guaranteed by Design, not 100% tested in production.

CS51021/22/23/24

Block Diagram

Figure 1: CS51021/22/23/24 Block Diagram

Circuit Description

 $4.3V$ 200ns Ω T_{CH} T_{DIS} VIN 0V 0^y α VSLOPE 0.1 SLOPE IS 5 ns Blanking \rightarrow \rightarrow PWM COMP SLOPE $R_T C_T$ **SYNC** IS V_{DS} Ω $\mathsf{O}\mathsf{V}$ **GATE** VCOMP

Figure 2: Typical Waveforms

Theory of Operation

Powering the IC

The IC has two supply and two ground pins. V_C and PGnd pins provide high speed power drive for the external power switch. V_{CC} and LGnd pins power the control portion of the IC. The internal logic monitors the supply voltage, V_{CC} . During abnormal operating conditions, the output is held low. The CS51021/22/23/24 requires only 75µA of startup current.

Voltage Feedback

The output voltage is monitored via the V_{FB} pin and is compared with the internal 2.5V reference. The error amplifier output minus one diode drop is divided by 3 and connected to the negative input of the PWM comparator. The positive input of the PWM comparator is connected to the modified current sense signal. The oscillator turns the external power switch on at the beginning of each cycle. When current sense ramp voltage exceeds the reference side of PWM comparator, the output stage latches off. It is turned on again at the beginning of the next oscillator cycle.

Current Sense and Protection

The current is monitored at the ISENSE pin. The CS51021/22/23/24 has leading edge blanking circuitry that ignores the first 55ns of each switching period.

Blanking is disabled when V_{FB} is less than 2V so that the minimum on-time of the controller does not have an additional 55ns of delay time during fault conditions. For the remaining portion of the switching period, the current sense signal, combined with a fraction of the slope compensation voltage, is applied to the positive input of the PWM comparator where it is compared with the divided by three error amplifier output voltage. The pulse-bypulse overcurrent protection threshold is set by the voltage at the I_{SET} pin. This voltage is passed through the I_{SET} Clamp and appears at the non-inverting input of the PWM comparator, limiting its dynamic range according to the following formula:

Overcurrent Threshold= $0.8 \times V_{\text{I(SENSE)}} +0.1V + 0.1 V_{\text{SLOPE}}$ where

V_{I(SENSE)} is voltage at the I_{SENSE} pin

and

V_{SLOPE} is voltage at the SLOPE pin.

During extreme overcurrent or short circuit conditions, the slope of the current sense signal will become much steeper than during normal operation. Due to loop propagation delay, the sensed signal will overshoot the pulseby-pulse threshold eventually reaching the second overcurrent protection threshold which is 1.33 times higher than the first threshold and is described by the following equation:

2nd Threshold = $1.33 \times V_{I(SET)}$

Exceeding the second threshold will reset the Soft Start capacitor C_{SS} and reinitiate the Soft Start sequence, repeating for as long as the fault condition persists.

Soft Start

During power up, when the output filter capacitor is discharged and the output voltage is low, the voltage across the Soft Start capacitor (V_{SS}) controls the duty cycle. An internal current source of 55μ A charges C_{SS}. The maximum error amplifier output voltage is clamped by the SS Clamp. When the Soft Start capacitor voltage exceeds the error amplifier output voltage, the feedback loop takes over the duty cycle control. The Soft Start time can be estimated with the following formula:

$$
t_{SS} = 9 \times 10^4 \times C_{SS}
$$

The Soft Start voltage, V_{SS} , charges and discharges between 0.25V and 4.7V.

Slope Compensation

DC-DC converters with current mode control require a current sense signal with slope compensation to avoid instability at duty cycles greater than 50%. Slope capacitor C_S is charged by an internal 53µA current source and is discharged during the oscillator discharge time. The slope compensation voltage is divided by 10 and is added to the current sense voltage, $V_{\text{I(SENSE)}}$. The signal applied to the

input of the PWM comparator is a combination of these

two voltages. The slope compensation,
$$
\frac{dV_{SLOPE}}{dt}
$$
, is calculated using the following formula:

 \overline{d}

$$
\frac{dV_{SLOPE}}{dt}=0.1\times\,\frac{53\mu A}{C_S}
$$

It should be noted that internal capacitance of the IC will cause an error when determining slope compensation capacitance C_S . This error is typically small for large values of C_S , but increases as C_S becomes small and comparable to the internal capacitance. The effect is apparent as a reduction in charging current due to the need to charge the internal capacitance in parallel with $\mathsf{C}_\mathsf{S}\textup{.}$ Figure 3 shows a typical curve indicating this decrease in available charging current.

Figure 3: The slope compensation pin charge current reduces when a small capacitor is used.

Undervoltage (UV) and Overvoltage (OV) Monitor

Two independent comparators monitor OV and UV conditions. A string of three resistors is connected in series between the monitored voltage (usually the input voltage) and ground (see Figure 4). When voltage at the OV pin exceeds 2.5V, an overvoltage condition is detected and GATE shuts down. An internal 12.5µA current source turns on and feeds current into the external resistor, R_3 , creating a hysteresis determined by the value of this resistor (the higher the value, the greater the hysteresis). The hysteresis voltage of the OV monitor is determined by the following formula:

$$
V_{\text{OV(HYST)}} = 12.5 \mu A \times R_3
$$

where R_3 is a resistor connected from the OV pin to ground.

When the monitored voltage is low and the UV pin is less than 1.45V, GATE shuts down. The UV pin has fixed 75mV hysteresis.

Both OV and UV conditions are latched until the Soft Start capacitor is discharged. This way, every time a fault condition is detected the controller goes through the power up sequence.

Figure 4: UV/OV Monitor Divider

To calculate the OV/UV resistor divider:

1. Solve for R_3 , based on OV hysteresis requirements.

$$
R_3 = \frac{V_{OV(HYST)} \times 2.5V}{V_{MAX} \times 12.5\mu A},
$$

where $V_{\text{OV(HYST)}}$ is the desired amount of overvoltage hysteresis, and V_{MAX} is the input voltage at which the supply will shut down.

2. Find the total impedance of the divider.

$$
R_{TOT} = R_1 + R_2 + R_3 = \frac{V_{MAX} \times R_3}{2.5}
$$

3. Determine the value of R_2 from the UV threshold conditions.

$$
R_2 = \frac{1.45 \times R_{TOT}}{V_{MIN}} - R_3,
$$

where V_{MIN} is the UV voltage at which the supply will shut down.

4. Calculate R_1 .

$$
\boldsymbol{R}_1 = \boldsymbol{R}_{TOT} - \boldsymbol{R}_2 - \boldsymbol{R}_3
$$

5. The undervoltage hysteresis is given by:

$$
V_{UV(HYST)} = \frac{V_{MIN} \times 0.075}{1.45}
$$

Synchronization

A bi-directional synchronization is provided to synchronize several controllers. When SYNC pins are connected together, the converters will lock to the highest switching frequency. The fastest controller becomes the master, producing a 4.3V, 200ns pulse train. Only one, the highest frequency SYNC signal, will appear on the SYNC line. For reliable operation, the master frequency should be approximately 20% higher than the free running slave frequency.

Sleep

The sleep input is an active high input. The CS51022/51024 is placed in sleep mode when SLEEP is driven high. In sleep mode, the controller and MOSFET are turned off. Connect to Gnd for normal operation. The sleep mode operates at $V_{CC} \le 15V$.

Oscillator and Duty Cycle Limit

The switching frequency is set by R_T and C_T connected to the $R_T C_T$ pin. C_T charges and discharges between 3V and 1.5V.

Circuit Description: continued

CS51021/22/23/24 **CS51021/22/23/24**

The maximum duty cycle is set by the ratio of the on time, t_{ON} , and the whole period, $T = t_{ON} + t_{OFF}$. Because the timing capacitor's discharge current is trimmed, the maximum duty cycle is well defined. It is determined by the ratio between the timing resistor R_T and the timing capacitor C_T . Refer to figures $\bar{5}$ and 6 to select appropriate values for R_T and C_T .

$$
f_{SW} = \frac{1}{T_{SW}}; T_{SW} = t_{CH} + t_{DIS}
$$

Figure 5: Frequency vs. R^T for Discrete Capacitor Values.

Figure 6: Duty Cycle vs. R_T for Discrete Capacitor Values.

Package Specification

PACKAGE DIMENSIONS IN mm (INCHES) PACKAGE THERMAL DATA

ON Semiconductor and the ON Logo are trademarks of Semiconductor Components Industries, LLC (SCILLC). ON Semiconductor reserves the right to make changes without further notice to any products herein. For additional information and the latest available information, please contact your local ON Semiconductor representative.

Notes

Notes

Notes