

# SN74ALVC16820

## 3.3-V 10-BIT FLIP-FLOP WITH DUAL OUTPUTS

SCAS268 – MARCH 1993 – REVISED MARCH 1994

- Member of the Texas Instruments *Widebus™* Family
- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- Typical  $V_{OHV}$  (Output  $V_{OH}$  Undershoot) > 2 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

### description

This 10-bit flip-flop is designed specifically for low-voltage 3.3-V  $V_{CC}$  operation.

The flip-flops of the SN74ALVC16820 are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the ten outputs in either a normal logic state (high or low level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output-enable ( $\overline{OE}$ ) input does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVC16820 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16820 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

### DGG OR DL PACKAGE (TOP VIEW)

|                 |    |    |                 |
|-----------------|----|----|-----------------|
| 1OE             | 1  | 56 | CLK             |
| 1Q1             | 2  | 55 | D1              |
| 1Q2             | 3  | 54 | NC              |
| GND             | 4  | 53 | GND             |
| 2Q1             | 5  | 52 | D2              |
| 2Q2             | 6  | 51 | NC              |
| V <sub>CC</sub> | 7  | 50 | V <sub>CC</sub> |
| 3Q1             | 8  | 49 | D3              |
| 3Q2             | 9  | 48 | NC              |
| 4Q1             | 10 | 47 | D4              |
| GND             | 11 | 46 | GND             |
| 4Q2             | 12 | 45 | NC              |
| 5Q1             | 13 | 44 | D5              |
| 5Q2             | 14 | 43 | NC              |
| 6Q1             | 15 | 42 | D6              |
| 6Q2             | 16 | 41 | NC              |
| 7Q1             | 17 | 40 | D7              |
| GND             | 18 | 39 | GND             |
| 7Q2             | 19 | 38 | NC              |
| 8Q1             | 20 | 37 | D8              |
| 8Q2             | 21 | 36 | NC              |
| V <sub>CC</sub> | 22 | 35 | V <sub>CC</sub> |
| 9Q1             | 23 | 34 | D9              |
| 9Q2             | 24 | 33 | NC              |
| GND             | 25 | 32 | GND             |
| 10Q1            | 26 | 31 | D10             |
| 10Q2            | 27 | 30 | NC              |
| 2OE             | 28 | 29 | NC              |

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 855303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW


SN74ALVC16820  
3.3-V 10-BIT FLIP-FLOP  
WITH DUAL OUTPUTS  
SCAS268 – MARCH 1993 – REVISED MARCH 1994

FUNCTION TABLE  
(each flip-flop)

| INPUTS                    |            |   | OUTPUT        |
|---------------------------|------------|---|---------------|
| $\overline{OE}_n^\dagger$ | CLK        | D | $Q_n^\dagger$ |
| L                         | $\uparrow$ | H | H             |
| L                         | $\uparrow$ | L | L             |
| L                         | L          | X | $Q_0$         |
| H                         | X          | X | Z             |

$^\dagger n = 1, 2$

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

|                                                                                                |                            |
|------------------------------------------------------------------------------------------------|----------------------------|
| Supply voltage range, $V_{CC}$                                                                 | -0.5 V to 4.6 V            |
| Input voltage range, $V_I$ (see Note 1)                                                        | -0.5 V to $V_{CC} + 0.5$ V |
| Output voltage range, $V_O$ (see Notes 1 and 2)                                                | -0.5 V to $V_{CC} + 0.5$ V |
| Input clamp current, $I_{IK}$ ( $V_I < 0$ )                                                    | -50 mA                     |
| Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )                                 | ±50 mA                     |
| Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )                                     | ±50 mA                     |
| Continuous current through $V_{CC}$ or GND                                                     | ±100 mA                    |
| Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package | 1 W                        |
| DL package                                                                                     | 1.4 W                      |
| Storage temperature range                                                                      | -65°C to 150°C             |

‡ Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. This value is limited to 4.6 V maximum.  
3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

**SN74ALVC16820**  
**3.3-V 10-BIT FLIP-FLOP**  
**WITH DUAL OUTPUTS**

SCAS268 – MARCH 1993 – REVISED MARCH 1994

**recommended operating conditions**

|                 |                                    |                                  | MIN | MAX             | UNIT |
|-----------------|------------------------------------|----------------------------------|-----|-----------------|------|
| V <sub>CC</sub> | Supply voltage                     |                                  | 2.7 | 3.6             | V    |
| V <sub>IH</sub> | High-level input voltage           | V <sub>CC</sub> = 2.7 V to 3.6 V | 2   |                 | V    |
| V <sub>IL</sub> | Low-level input voltage            | V <sub>CC</sub> = 2.7 V to 3.6 V |     | 0.8             | V    |
| V <sub>I</sub>  | Input voltage                      |                                  | 0   | V <sub>CC</sub> | V    |
| V <sub>O</sub>  | Output voltage                     |                                  | 0   | V <sub>CC</sub> | V    |
| I <sub>OH</sub> | High-level output current          | V <sub>CC</sub> = 2.7 V          | -12 |                 | mA   |
|                 |                                    | V <sub>CC</sub> = 3 V            | -24 |                 |      |
| I <sub>OL</sub> | Low-level output current           | V <sub>CC</sub> = 2.7 V          | 12  |                 | mA   |
|                 |                                    | V <sub>CC</sub> = 3 V            | 24  |                 |      |
| Δt/Δv           | Input transition rise or fall rate |                                  | 0   | 10              | ns/V |
| T <sub>A</sub>  | Operating free-air temperature     |                                  | -40 | 85              | °C   |

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

| PARAMETER             | TEST CONDITIONS                                                                                                 | V <sub>CC</sub> <sup>†</sup> | MIN                  | TYP | MAX | UNIT |
|-----------------------|-----------------------------------------------------------------------------------------------------------------|------------------------------|----------------------|-----|-----|------|
| V <sub>OH</sub>       | I <sub>OH</sub> = −100 μA                                                                                       | MIN to MAX                   | V <sub>CC</sub> −0.2 |     | V   |      |
|                       | I <sub>OH</sub> = −12 mA                                                                                        | 2.7 V                        | 2.2                  |     |     |      |
|                       |                                                                                                                 | 3 V                          | 2.4                  |     |     |      |
|                       | I <sub>OH</sub> = −24 mA                                                                                        | 3 V                          | 2                    |     |     |      |
| V <sub>OL</sub>       | I <sub>OL</sub> = 100 μA                                                                                        | MIN to MAX                   | 0.2                  |     | V   |      |
|                       | I <sub>OL</sub> = 12 mA                                                                                         | 2.7 V                        | 0.4                  |     |     |      |
|                       | I <sub>OL</sub> = 24 mA                                                                                         | 3 V                          | 0.55                 |     |     |      |
| I <sub>I</sub>        | V <sub>I</sub> = V <sub>CC</sub> or GND                                                                         | 3.6 V                        | ±5                   |     | μA  |      |
| I <sub>I</sub> (hold) | V <sub>I</sub> = 0.8 V                                                                                          | 3 V                          | 75                   |     | μA  |      |
|                       | V <sub>I</sub> = 2 V                                                                                            |                              | −75                  |     |     |      |
| I <sub>OZ</sub>       | V <sub>O</sub> = V <sub>CC</sub> or GND                                                                         | 3.6 V                        | ±10                  |     | μA  |      |
| I <sub>CC</sub>       | V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0                                                     | 3.6 V                        | 40                   |     | μA  |      |
| ΔI <sub>CC</sub>      | V <sub>CC</sub> = 3 V to 3.6 V, One input at V <sub>CC</sub> − 0.6 V,<br>Other inputs at V <sub>CC</sub> or GND |                              | 750                  |     | μA  |      |
| C <sub>i</sub>        | V <sub>I</sub> = V <sub>CC</sub> or GND                                                                         | 3.3 V                        | 4                    |     | pF  |      |
| C <sub>o</sub>        | V <sub>O</sub> = V <sub>CC</sub> or GND                                                                         | 3.3 V                        | 6                    |     | pF  |      |

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVC16820  
3.3-V 10-BIT FLIP-FLOP  
WITH DUAL OUTPUTS

SCAS268 – MARCH 1993 – REVISED MARCH 1994

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

|                 |                                 |             | VCC = 3.3 V<br>± 0.15 V |     | VCC = 3.3 V<br>± 0.3 V |     | VCC = 2.7 V |     | UNIT |
|-----------------|---------------------------------|-------------|-------------------------|-----|------------------------|-----|-------------|-----|------|
|                 |                                 |             | MIN                     | MAX | MIN                    | MAX | MIN         | MAX |      |
| fclock          | Clock frequency                 |             | 0                       | 150 | 0                      | 150 | 0           | 150 | MHz  |
| t <sub>w</sub>  | Pulse duration, CLK high or low |             |                         |     |                        |     |             |     | ns   |
| t <sub>su</sub> | Setup time, data before CLK↑    | High or low | 0.8                     |     | 1                      |     |             |     | ns   |
| t <sub>h</sub>  | Hold time, data after CLK↑      | High or low | 2                       |     | 2                      |     |             |     | ns   |

switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Note 4)

| PARAMETER        | FROM<br>(INPUT) | TO<br>(OUTPUT) | VCC = 3.3 V<br>± 0.15 V |     | VCC = 3.3 V<br>± 0.3 V |     | VCC = 2.7 V |     | UNIT |
|------------------|-----------------|----------------|-------------------------|-----|------------------------|-----|-------------|-----|------|
|                  |                 |                | MIN                     | MAX | MIN                    | MAX | MIN         | MAX |      |
| t <sub>max</sub> |                 |                | 150                     |     | 150                    |     | 150         |     | MHz  |
| t <sub>PLH</sub> | CLK             | Q              |                         | 4   |                        | 4.5 |             |     | ns   |
| t <sub>PHL</sub> |                 |                |                         | 4   |                        | 4.5 |             |     |      |
| t <sub>PZH</sub> | OE              | Q              |                         | 5   |                        | 5.7 |             |     | ns   |
| t <sub>PZL</sub> |                 |                |                         | 5   |                        | 5.7 |             |     |      |
| t <sub>PHZ</sub> | OE              | Q              |                         | 4.5 |                        | 4.5 |             |     | ns   |
| t <sub>PLZ</sub> |                 |                |                         | 4.5 |                        | 4.5 |             |     |      |

NOTE 4: Load circuit and voltage waveforms are shown in Section 1.

PRODUCT PREVIEW

