SCBS262M-JULY 1993-REVISED NOVEMBER 2006

FEATURES

- Members of the Texas Instruments Widebus™
 Family
- Output Ports Have Equivalent 22-Ω Series Resistors, So No External Resistors Are Required
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- I_{off} and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Distributed V_{CC} and GND Pins Minimize High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)

SN54LVTH162374... WD PACKAGE SN74LVTH162374... DGG OR DL PACKAGE (TOP VIEW)

\Box		L
<u>]</u> 1	48	1CLK
2	47	D1 1D1
[]3	46	1D2
4	45	GND
5	44] 1D3
6	43] 1D4
7	42	$V_{\rm CC}$
8	41] 1D5
9	40	1D6
10	39	GND
11	38	1D7
12	37] 1D8
13	36	2D1
14	35	2D2
15	34	GND
16	33	2D3
17	32	2D4
18	31	$]$ v_{cc}
19	30	2D5
20	29	2D6
21	28	GND
22	27	2D7
23	26	2D8
24	25] 2CLK
	2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 10 11 11 12 11 11 12 11 11 11 11 11 11 11	2 47 3 46 4 45 5 44 6 43 7 42 8 41 9 40 10 39 11 38 12 37 13 36 14 35 15 34 16 33 17 32 18 31 19 30 20 29 21 28 22 27 23 26

DESCRIPTION/ORDERING INFORMATION

ORDERING INFORMATION

T _A	PACKAGI	<u>=</u> (1)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	FBGA – GRD	Dark of 4000	74LVTH162374GRDR	110074
	FBGA – ZRD (Pb-free)	Reel of 1000	74LVTH162374ZRDR	LL2374
		Tub = = 4.05	SN74LVTH162374DL	
	SSOP – DL	Tube of 25	SN74LVTH162374DLG4	L \/TLI400074
-40°C to 85°C	350P – DL	Reel of 1000	74LVTH16374DLRG4	LVTH162374
-40°C to 85°C		Reel of 1000	SN74LVTH16374DLR	
	TOCOD DOC	Dark of 2000	SN74LVTH162374DGGR	L \ /TL 4 CO 27 4
	TSSOP – DGG	Reel of 2000	74LVTH162374DGGRG4	LVTH162374
	VFBGA – GQL	Dark of 4000	SN74LVTH162374GQLR	110074
	VFBGA – ZQL (Pb-free)		74LVTH162374ZQLR	LL2374
-55°C to 125°C	55°C to 125°C CFP – WD Tube		SNJ54LVTH162374WD	SNJ54LVTH162374WD

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

SCBS262M-JULY 1993-REVISED NOVEMBER 2006



DESCRIPTION/ORDERING INFORMATION (CONTINUED)

The 'LVTH162374 devices are 16-bit edge-triggered D-type flip-flops with 3-state outputs designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

These devices can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK), the Q outputs of the flip-flop take on the logic levels set up at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The outputs, which are designed to source or sink up to 12 mA, include equivalent $22-\Omega$ series resistors to reduce overshoot and undershoot.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

SCBS262M-JULY 1993-REVISED NOVEMBER 2006

GQL OR ZQL PACKAGE (TOP VIEW)

		1	2	3	4	5	6	
Α	_	()		()	()	()		1
В		()	()	()	()	()	()	ı
С		()	()	()	()	()	()	ı
D		()	()	()	()	()	()	ı
Е		()	()			()	()	ı
F		()	()			()	()	ı
G		()	()	()	()	()	()	ı
Н		()	()	()	()	()	()	ı
J		()	()	()	()	()	()	ı
K		()	()	()	()	()	()	J

GRD OR ZRD PACKAGE (TOP VIEW)



TERMINAL ASSIGNMENTS⁽¹⁾ (56-Ball GQL/ZQL Package)

	1	2	3	4	5	6
Α	1 OE	NC	NC	NC	NC	1CLK
В	1Q2	1Q1	GND	GND	1D1	1D2
С	1Q4	1Q3	V _{CC}	V _{CC}	1D3	1D4
D	1Q6	1Q5	GND	GND	1D5	1D6
E	1Q8	1Q7			1D7	1D8
F	2Q1	2Q2			2D2	2D1
G	2Q3	2Q4	GND	GND	2D4	2D3
Н	2Q5	2Q6	V _{CC}	V _{CC}	2D6	2D5
J	2Q7	2Q8	GND	GND	2D8	2D7
K	2 OE	NC	NC	NC	NC	2CLK

(1) NC - No internal connection

TERMINAL ASSIGNMENTS⁽¹⁾ (54-Ball GRD/ZRD Package)

	1	2	3	4	5	6
Α	1Q1	NC	1 OE	1CLK	NC	1D1
В	1Q3	1Q2	NC	NC	1D2	1D3
С	1Q5	1Q4	V _{CC}	V _{CC}	1D4	1D5
D	1Q7	1Q6	GND	GND	1D6	1D7
E	2Q1	1Q8	GND	GND	1D8	2D1
F	2Q3	2Q2	GND	GND	2D2	2D3
G	2Q5	2Q4	V _{CC}	V _{CC}	2D4	2D5
Н	2Q7	2Q6	NC	NC	2D6	2D7
J	2Q8	NC	2 OE	2CLK	NC	2D8

(1) NC - No internal connection


FUNCTION TABLE (EACH FLIP-FLOP)

	INPUTS	OUTPUT	
ŌĒ	CLK	D	Q
L	↑	Н	Н
L	\uparrow	L	L
L	H or L	Χ	Q_0
Н	X	Χ	Z

SCBS262M-JULY 1993-REVISED NOVEMBER 2006



LOGIC DIAGRAM (POSITIVE LOGIC)



Pin numbers shown are for the DGG, DL, and WD packages.

Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT		
V_{CC}	Supply voltage range		-0.5	4.6	V		
VI	Input voltage range (2)		-0.5	7	V		
Vo	Voltage range applied to any output in the h	Voltage range applied to any output in the high-impedance or power-off state (2)					
Vo	Voltage range applied to any output in the h	-0.5	V _{CC} + 0.5	V			
Io	Current into any output in the low state		30	mA			
Io	Current into any output in the high state (3)		30	mA			
I _{IK}	Input clamp current	V ₁ < 0		-50	mA		
I _{OK}	Output clamp current	V _O < 0		-50	mA		
		DGG package		70			
0	Dealers thereal impacts are (4)	DL package		63	0000		
θ_{JA}	Package thermal impedance (4)		42	°C/W			
			36				
T _{stg}	Storage temperature range		-65	150	°C		

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Recommended Operating Conditions⁽¹⁾

			SN54LVTH	162374	SN74LVTH1	162374	LIMIT
			MIN	MAX	MIN	MAX	UNIT
V _{CC}	Supply voltage		2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage		2		2		V
V _{IL}	Low-level input voltage			0.8		0.8	V
VI	Input voltage			5.5		5.5	V
I _{OH}	High-level output current			-12		-12	mA
I _{OL}	Low-level output current			12		12	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate		200		200		μs/V
T _A	Operating free-air temperature		-55	125	-40	85	°C

⁽¹⁾ All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

⁽³⁾ This current flows only when the output is in the high state and $V_O > V_{CC}$.

⁽⁴⁾ The package thermal impedance is calculated in accordance with JESD 51-7.

SCBS262M-JULY 1993-REVISED NOVEMBER 2006

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	DADAMETED	TEST	CONDITIONS	SN54LVTH1	62374	SN74I	_VTH16	2374	UNIT
ľ	PARAMETER	1591	CONDITIONS	MIN TYP(1)	MAX	MIN	TYP ⁽¹⁾	MAX	UNII
V_{IK}		$V_{CC} = 2.7 V,$	$I_{I} = -18 \text{ mA}$		-1.2			-1.2	V
V _{OH}		V _{CC} = 3 V,	$I_{OH} = -12 \text{ mA}$	2		2			V
V _{OL}		V _{CC} = 3 V,	I _{OL} = 12 mA		0.8			8.0	V
		$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	$V_1 = 5.5 \text{ V}$		10			10	
	Control inputs	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND		±1			±1	
I _I	Data inputs	V _{CC} = 3.6 V	$V_I = V_{CC}$		1			1	μΑ
	Data inputs	v _{CC} = 3.6 v	V _I = 0		-5			- 5	
I _{off}		$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5 V					±100	μΑ
		V _{CC} = 3 V	V _I = 0.8 V	75		75			
I _{I(hold)}	Data inputs	$v_{CC} = 3 \text{ V}$	V _I = 2 V	-75		-75			μΑ
'I(hold)	$V_{\rm CC} = 3.6 \text{ V},^{(2)}$		V _I = 0 to 3.6 V					500 -750	, , ,
I _{OZH}	1	$V_{CC} = 3.6 \text{ V},$	V _O = 3 V		5			5	μΑ
I _{OZL}		V _{CC} = 3.6 V,	V _O = 0.5 V		-5			-5	μΑ
I _{OZPU}		$\frac{V_{CC}}{OE}$ = 0 to 1.5 V, V _O	= 0.5 V to 3 V,		±100 ⁽³⁾			±100	μΑ
I _{OZPD}		$\frac{V_{CC}}{OE}$ = 1.5 V to 0, V_{O}	= 0.5 V to 3 V,		±100 ⁽³⁾			±100	μΑ
		V _{CC} = 3.6 V,	Outputs high		0.19			0.19	
I _{CC}		$I_{O}=0$	Outputs low		5			5	mA
	$V_{I} = V_{CC}$ or GND		Outputs disabled		0.19			0.19	
ΔI _{CC} ⁽⁴⁾		$V_{CC} = 3 \text{ V to } 3.6 \text{ V, C}$ Other inputs at V_{CC}	One input at V _{CC} – 0.6 V, or GND		0.2			0.2	mA
Ci		V _I = 3 V or 0		3			3		pF
Co		V _O = 3 V or 0		9			9		pF

⁽¹⁾ All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			SN	SN54LVTH162374				SN54LVTH162374				
			V _{CC} = 3 ± 0.3	3.3 V V	V _{CC} =	2.7 V	V _{CC} = 3 ± 0.3	3.3 V 3 V	V _{CC} = 2	2.7 V	UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
f _{clock}	Clock frequency			160		160		160		160	MHz	
t _w	Pulse duration, CLK high or low		3		3.3		3		3		ns	
t _{su}	Setup time, data before CLK↑ High or low		2.8		3.2		1.8		2		ns	
t _h	Hold time, data after CLK↑	High or low	1.2		0.5		0.8		0.1		ns	

⁽²⁾ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

⁽³⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.

⁽⁴⁾ This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

SCBS262M-JULY 1993-REVISED NOVEMBER 2006



Switching Characteristics


over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

			SNS	54LVTH	1162374	4		SN74L	VTH16	2374			
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3 ± 0.3	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		$V_{CC} = 3.3 \text{ V} \\ \pm 0.3 \text{ V}$			2.7 V	UNIT	
			MIN	MAX	MIN	MAX	MIN	TYP ⁽¹⁾	MAX	MIN	MAX		
f _{max}			160		160		160			160		MHz	
t _{PLH}	CLK	Q	1.4	6.6		7.4	2	3.4	5.3		6.2	ns	
t _{PHL}	CLK	y	1.4	5.8		6	2.2	3.3	4.9		5.1	115	
t _{PZH}	ŌĒ	Q	1	6.6		7.4	1.8	3.5	5.6		6.9		
t _{PZL}	OE	Q	1.4	6		6.8	1.8	3.5	4.9		6	ns	
t _{PHZ}	ŌĒ	Q	1	6.6		7.4	2.4	4.2	5.4		5.7	no	
t _{PLZ}	OE	Q	1.4	6		6	2	3.8	5		5.1	ns	
t _{sk(LH)}									0.5			no	
t _{sk(HL)}									0.5			ns	

⁽¹⁾ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

SCBS262M-JULY 1993-REVISED NOVEMBER 2006

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_f \leq$ 2.5 ns. $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





14-Feb-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9854201VXA	ACTIVE	CFP	WD	48	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9854201VX A SNV54LVTH16237 4WD	Samples
SN74LVTH162374DGGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH162374	Samples
SN74LVTH162374DL	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH162374	Samples
SN74LVTH162374DLR	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH162374	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet J\$709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

14-Feb-2021

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54LVTH162374, SN54LVTH162374-SP, SN74LVTH162374:

Catalog: SN74LVTH162374, SN54LVTH162374

Military: SN54LVTH162374

• Space: SN54LVTH162374-SP

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

Military - QML certified for Military and Defense Applications

Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
	K0	Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
ı	P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVTH162374DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74LVTH162374DLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1

www.ti.com 5-Jan-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74LVTH162374DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0	
SN74LVTH162374DLR	SSOP	DL	48	1000	367.0	367.0	55.0	

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LVTH162374DL	DL	SSOP	48	25	473.7	14.24	5110	7.87

WD (R-GDFP-F**)

CERAMIC DUAL FLATPACK

48 LEADS SHOWN




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only
- E. Falls within MIL STD 1835: GDFP1-F48 and JEDEC MO-146AA

GDFP1-F56 and JEDEC MO-146AB

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.





SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated