

PAC1921

High-Side Power/Current Monitor with Analog Output

Features

- Configurable Measurement Type Output: Power, Current or Bus Voltage
- Configurable Voltage Output (3V, 2V, 1.5V, 1V)
 - All output values also available over SMBus
- New Device Topology
 - Provides integrated average power measurement
 - Power measurements provided to microcontroller with ADC inputs
 - Unique lossless integrating architecture allows operation at low sense voltages
 - Output voltage proportional to selected measurement
- High-Side Current Sensor
 - 100 mV full-scale current sense voltage range
 - Second-order delta-sigma ADC with 11-bit or 14-bit resolution
 - Selectable current binary gain ranges: 1x through 128x
- 1% Power Measurement Accuracy
- Auto-Zero Offset
- Auto Sleep State
 - Automatically shifts to low-power state (3.5 µA)
- Power Supply
 - V_{DD} = 3.3V nominal (operational range 3.0V to 5.5V)
- Bus Range 0V to 32V
- No Input Filters Required
- Available in a 10-pin 3 mm x 3 mm VDFN RoHS Compliant Package

Applications

- Diagnostic Equipment
- Servers
- Power Supplies
- Industrial and Power Management Systems
- · Notebook and Desktop Computers

Description

The PAC1921 is a dedicated power-monitoring device with a configurable analog output that can present power, current or voltage. The PAC1921 is designed for power measurement and diagnostic systems that cannot allow for latency when performing high-speed power management. Measurements are accumulated in large lossless registers, allowing for integration periods of 500 μ s to 2.9 seconds. The measurement is averaged and presented on the analog output with a full scale range of 3V, 2V, 1.5V or 1.0V.

The PAC1921 has a READ/INT pin for host control of the measurement integration period. This pin can be used to synchronize readings of multiple buses between several devices. Alternatively, PAC1921 is able to provide outputs in a free-running mode. Information is provided on the OUT pin and is available via SMBus if desired. Data sampling and output attributes, such as the internal ADC resolution (11-bit or 14-bit) and sample rate, are configurable. The SMBus interface has more selections for user-configurable options.


The PAC1921 is a 1% accurate power measurement device that measures and cancels the zero offset from the input pins. The PAC1921 was designed to monitor power rails from 0-32V with a full-scale capability of 100 mV across the sense resistor. No input filters are required for this device.

Package Types

PAC1921 3x3 VDFN*			
V _{DD} 1 ° SENSE + 2 SENSE - 3 11 OUT 4 GND 5			

*Includes Exposed Thermal Pad (EP), see Table 3-1

Device Block Diagram



1.0 ELECTRICAL CHARACTERISTICS

1.1 Electrical Specifications

Absolute Maximum Ratings^(†)

V _{DD} pin	-0.3 to 6.0V
Voltage on SENSE- and SENSE+ pins	0.3 to 42V
Voltage on ADDR_SEL pin	0.3 to 2.6V
Voltage on any other pin to GND	0.3 to 6.0V
Voltage between Sense pins ((SENSE+ – SENSE-))	40V
Input current to any pin except V _{DD}	±10 mA
Output short circuit current	Continuous
Package Power Dissipation (Note)	0.5W up to T _A = +85°C
•	
Junction to Ambient (θ _{JA})	
	+78°C/W
Junction to Ambient (θ_{JA})	+78°C/W -40 to +85°C

† Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure above maximum rating conditions for extended periods may affect device reliability.

Note: The Package Power Dissipation specification assumes a recommended thermal via design consisting of a 2 x 2 matrix of 0.3 mm (12 mil) vias at 1.0 mm pitch connected to the ground plane with a 1.6 mm x 2.3 mm thermal landing.

TABLE 1-1: ELECTRICAL CHARACTERISTICS

Characteristic	Sym.	Min.	Тур.	Max.	Unit	Conditions
Power Supply					•	1
V _{DD} Range	V _{DD}	3.0	_	5.5	V	
V _{DD} Integrate Current	I _{DD}		450	900	μA	Output unloaded
V _{DD} Read Current	I _{READ}	_	300	450	μA	Output unloaded
V _{DD} Sleep Current	I _{SLEEP}	_	3.5	15	μA	
V _{DD} Rise Rate	V _{DD_RISE}	0.05	_	1000	V/ms	0 to 3V in 60 ms
Analog Input Charac	teristics					
Bus Voltage Range	V _{BUS}	0		32	V	Common-mode voltage on SENSE pins, referenced to ground
V _{SENSE} Differential Input Voltage Range	V _{SENSE_DIF}	0	—	100	mV	
ADC Data Resolution	ADC_RES	_		14	bits	
V _{SENSE}	V _{SENSE} _LSB	-	6.1	—	μV	14-bit resolution
LSB Step Size		_	48.8		μV	11-bit resolution
V _{BUS} LSB Step Size	V _{BUS} _LSB	_	1.95		mV	14-bit resolution
		_	15.6		mV	11-bit resolution
V _{SENSE} Gain Accuracy	V _{SENSE_GAIN_ERR}	_	±0.2	±0.4	%	Gain = 1
V _{SENSE} Offset Accuracy, Referenced to Input	VSENSE_OFFSET_ERR	_	±25	±100	μV	14-bit resolution
V _{BUS} Gain Accuracy	V _{BUS_GAIN_ERR}		—	±0.4	%	Measured at ADC output, Gain = 1
SENSE+, SENSE- Pin Leakage Current	ISENSE +, ISENSE-	_	—	1.0	μA	V _{BUS} = 24V, V _{SENSE} = 0V Sleep state
SENSE+, SENSE- Pin Leakage Current	I _{SENSE} +, I _{SENSE-}		—	1.0	μA	V _{DD} = 0V
SENSE+ Pin Bias Current	I _{SENSE+_BIAS}	_	34		μA	V _{BUS} = 24V, V _{SENSE} = 100 mV Integrate state, Power measurement
SENSE- Pin Bias Current	ISENSEBIAS	_	—	1.0	μA	V _{BUS} = 24V, V _{SENSE} = 0 to 100 mV Integrate state

Characteristic	Sym.	Min.	Тур.	Max.	Unit	Conditions
DAC and OUT Amplif	fier Characteristics			<u> </u>		•
Output Voltage Swing	V _{OUT}	0	3.0	V _{DD} -0.15	V	3V FSR maximum equation in effect when V _{DD} falls below 3.15V
Output Gain Error	OUT _{GAIN_ERR}	—		±0.2	%	
Output Offset Error, Referenced to Output	OUT _{OFFSET_ERR}	—	±3	±6	mV	3V FSR
Output Settling Time	t _{SETTLE}	—		42	μs	Output swing from 0V to 3.0V driving up to 50 pF
Output Load	C _{OUT}	_		50	pF	
Output Current Drive	I _{OUT}	_	_	±3	mA	DC
OUT Short Circuit	IOUT_SHORT	_	_	20	mA	Device cannot be damaged when OUT pin is short circuited to GND
OUT Power Supply Rejection Ratio, DC, Referenced to Input	OUT _{PSRR_DC}	-	69	_	dB	
Integration and Read	Timing					
Time to First Communications	t _{INT_T}	_	14.25	20	ms	Time after power-up before ready to begin communications and measurement
Update Pulse	t _{UPDATE}	1.25		9.2	μs	READ/INT pin low pulse width range to guarantee transfer of digital value to DAC and not enter Read state
Read Pulse	^t READ	9.8		_	μs	READ/INT pin minimum low pulse width to guarantee entry into Read state
Read State Time for Auto-Sleep State	t _{SLEEP}	1.088	1.14	1.203	S	
Transition From Sleep State to Start of Integration Period	^t SLEEP_TO_INT	—		86	μs	
Transition From Read State to Start of Integration Period	^t READ_TO_INT	_	_	30	μs	

TABLE 1-1: ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Characteristics: Unless otherwise specified, maximum values are at $T_A = -40$ °C to +85 °C, $V_{DD} = 3V$ to 5.5V, $V_{BUS} = 0V$ to 32V; typical values are at $T_A = +25$ °C, $V_{DD} = 3.3V$, $V_{BUS} = 24V$, $V_{SENSE} = (SENSE+ - SENSE-) = 0V$

Characteristic	Sym.	Min.	Тур.	Max.	Unit	Conditions
Digital I/O Pins (REA	Digital I/O Pins (READ/INT, SMBus pins)					
Output Low Voltage	V _{OL}	_		0.4	V	Sinking 8 mA
Input High Voltage	V _{IH}	2.0	_	_	V	
Input Low Voltage	V _{IL}	_	_	0.8	V	
Leakage Current	I _{LEAK}	-5	_	+5	μA	Powered or unpowered, T _A < +85°C maximum

TABLE 1-2: SMBUS MODULE SPECIFICATIONS

Characteristic	Sym.	Min.	Тур.	Max.	Units	Conditions
SMBus Interface						
Input Capacitance	C _{IN}	—	4	10	pF	
SMBus Timing						•
Clock Frequency	f _{SMB}	10	_	400	kHz	
Spike Suppression	t _{SP}	0	—	50	ns	Pulse width of spikes that must be suppressed by the input filter
Bus Free Time Stop to Start	t _{BUF}	1.3	_	—	μs	
Start Setup Time	t _{SU:STA}	0.6	—	—	μs	
Start Hold Time	t _{HD:STA}	0.6	—	—	μs	
Stop Setup Time	t _{SU:STO}	0.6	—	—	μs	
Data Hold Time	t _{HD:DAT}	0	—	—	μs	When transmitting to the master
Data Hold Time	t _{HD:DAT}	0.3	—	—	μs	When receiving from the master
Data Setup Time	t _{SU:DAT}	0.6	—	—	μs	
Clock Low Period	t _{LOW}	1.3	—	—	μs	
Clock High Period	t _{HIGH}	0.6	—	—	μs	
Clock/Data Fall Time	t _{FALL}	—	—	300	ns	Minimum = 20 + 0.1 C _{LOAD} ns
Clock/Data Rise Time	t _{RISE}	—	—	300	ns	Minimum = 20 + 0.1 C _{LOAD} ns
Capacitive Load	C _{LOAD}	_	—	400	pF	Total per bus line
Time Out	t _{TIMEOUT}	25	_	35	ms	Disabled by default
Idle Reset	^t IDLE_RESET	350	_	-	μs	Disabled by default (see Section 5.2 "SMBus Timeout")




FIGURE 1-1: SMBus Timing.

PAC1921

NOTES:

2.0 TYPICAL OPERATING CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise specified, maximum values are at $T_A = -40^{\circ}C$ to 85°C, $V_{DD} = 3V$ to 5.5V, $V_{BUS} = 0V$ to 32V; typical values are at $T_A = 25^{\circ}C$, $V_{DD} = 3.3V$, $V_{BUS} = 24V$, $V_{SENSE} = (SENSE+ - SENSE-) = 0V$




FIGURE 2-1: Integrate State I_{DD} vs. V_{DD} (V_{BUS} = 24V, V_{SENSE} = 0V).





FIGURE 2-2: Read State I_{DD} vs. V_{DD} (V_{BUS} = 24, V_{SENSE} = 0V).



 $(V_{BUS} = 24, V_{SENSE} = 0V).$




FIGURE 2-4: I_{SENSE+} Input Current vs.</sub> V_{SENSE} - Integrate State.






FIGURE 2-5: I_{SENSE-} Input Current vs. V_{SENSE} - Integrate State (V_{BUS} = 24V, V_{SENSE} = 100 mV).








FIGURE 2-7:Current Sense Offset vs.Temperature (V_{BUS} = 24V, V_{SENSE} = 100 mV).




FIGURE 2-8: Current Sense Gain Error vs. Temperature (V_{BUS} = 24V, V_{SENSE} = 98 mV).




FIGURE 2-9: V_{BUS} Voltage Measurement Accuracy vs. Temperature (V_{DD} = 3.3V, V_{SENSE} = 98 mV).




FIGURE 2-10: Current Sense Offset vs. Temperature (V_{BUS} = 32V, V_{SENSE} = 98 mV).




FIGURE 2-11: V_{OUT} vs. V_{SENSE} (V_{DD} = 3.3V, V_{BUS} = 24V).




FIGURE 2-12: DAC Setting Time.

3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

TABLE 3-1:	PIN DESCRIPTION	4	
PAC1921 3x3 VDFN	Symbol	Type (See Table 3-2)	Function
1	V _{DD}	Power	Positive Power Supply Voltage
2	SENSE+	AIO40	V _{BUS} /V _{SENSE+} input
3	SENSE-	AIO40	V _{SENSE} input
4	OUT	AIO5	Measurement Output Voltage
5	GND	Power	Ground
6	ADDR_SEL	AIO2	Selects SMBus/I ² C Address
7	RESERVED	DI (5V)	Reserved for future use. Connect to V _{DD} for SMBus functionality.
8	READ/INT	DI	Controls power states
9	SM_DATA	DIOD	SM_DATA: SMBus/I ² C Data - requires pull-up resistor
10	SM_CLK	DI (5V)	SM_CLK: SMBus/I ² C Clock - requires pull-up resistor
11	EP	-	Not internally connected, but recommend grounding

TABLE 3-1: PIN DESCRIPTION

TABLE 3-2: PIN TYPES DESCRIPTION

Pin Type	Description
Power	This pin is used to power to the device.
AIO40	Analog Input/Output - this pin is used as an I/O for analog signals. Maximum volt- age is 40V.
AIO5	Analog Input Output - this pin is used as an I/O for analog signals. Maximum volt- age is 5V.
AIO2	Analog Input/Output - this pin is used as an I/O for analog signals. Maximum volt- age is 2V.
DI	Digital Input - this pin is used for digital inputs.
DIOD	Digital Input/Output Open-Drain - this pin is used for digital I/O and is open-drain.

3.1 Positive Power Supply Voltage (V_{DD})

Power supply input Voltage ranging from 3.0 to 5.5 $\mathrm{V}_{\mathrm{DC}}.$

3.2 V_{BUS}/V_{SENSE+} Input/V_{SENSE-} Input (SENSE+/SENSE-)

These two pins form the differential input for measuring voltage across a sense resistor in the application. The positive input (Sense+) also acts as the input pin for bus voltage.

3.3 Measurement Output Voltage (Out)

The OUT pin provides an analog voltage based on the upper 10 bits of the latest calculation. This pin can be programmed for 1.0, 1.5, 2.0 and 3.0V output swings.

3.4 Ground (GND)

System ground.

3.5 SMBus/I²C Address (ADDR_SEL)

Address selection for the SMBus Slave address, based on the pull-down resistor.

3.6 COMM_SEL

Reserved for future use, connect to V_{DD} for SMBus operability.

3.7 Power States (READ/INT)

This pin controls the current state of the device, either in the INTEGRATE state, or in the READ state.

3.8 SMBus/I²C Data (SM_DATA)

This is the bidirectional SMBus data pin. This pin is open-drain and requires a pull-up resistor.

3.9 SMBus/l²C Clock (SM_CLK)

This is the SMBus clock pin. This pin is open-drain and requires a pull-up resistor.

3.10 Exposed Thermal Pad (EP)

This pad should be connected to ground for noise immunity.

PAC1921

NOTES:

4.0 GENERAL DESCRIPTION

The PAC1921 is a dedicated power monitoring device with a configurable output: Power, Current, or Voltage. The OUT pin supplies data for systems that cannot tolerate the latencies inherent in embedded buses. MCU-based communications systems equipped with ADC inputs can sample the value presented on the OUT pin for immediate use in thermal or power control algorithms. Output values are also available in a digital format via the SMBus interface. The PAC1921 contains a high-side precision current-sensing circuit and a precision bus voltage measurement circuit. The current-sensing circuit contains a differential amplifier that continuously

measures the voltage (V_{SENSE}) developed across an external sense resistor to represent the high-side supply current. The full-scale range of V_{SENSE} is from 0 mV to 100 mV. For power, the current and voltage data is multiplied and accumulated, scaled with two digital gain parameters, then applied to the OUT pin through a 10-bit DAC and a gain output buffer for the output FSR.

The integration time is variable depending on the measurement type, the resolution setting (11-bit or 14-bit), the post filter settings and the number of samples. A system diagram using the PAC1921 in SMBus mode is shown in Figure 4-1.




FIGURE 4-1: PAC1921 System Diagram – SMBus Mode.

4.1 V_{DD} Pin RC Filter

For optimal rejection of AC power supply noise, an RC filter comprised of a 100 Ω resistor and a 1 μF capacitor is required on the 3.3V V_{DD} pin.

4.2 OUT Pin RC Filter

To minimize the effect of circuit noise induced on the OUT signal trace between the PAC1921 and the receiving ADC, an RC filter comprised of a 100-150 Ω resistor and a 1 nF capacitor is recommended on the OUT pin. This RC filter should ideally be placed near the measurement ADC input.

4.3 Use Cases

The following examples illustrate application of the PAC1921 device. Figure 4-2 demonstrates how to synchronize the power measurement of <u>multiple</u> supply rails using a single GPIO to control the READ/INT pins.






Figure 4-3 shows some of the math when filling the registers with maximum values.





FIGURE 4-3: Maximum Value Example.

Figure 4-4 illustrates dynamic operating conditions by changing the DI_GAIN value.



In this example, the load current decreases from 40A to less than 1A over time. The user is notified of a change through the change in the OUT voltage. The DI_GAIN value is then adjusted to center the measurements again. In this example, the changes in current were factors of four apart. Using the DI_GAIN parameter to adjust the Full Scale value, the analog output maintains good resolution throughout the entire range.

4.4 Power States

The PAC1921 has three power states, as described in the following paragraphs.

4.4.1 INTEGRATE STATE

In the Integrate state, the device is fully active and integrating in one of two modes: pin-controlled <u>or free</u>-run (see Section 4.7 "Integration"). When the READ/INT pin is driven high, the device is in the Integrate state. Alternatively, when using SMBus, the device can be placed in the Integrate state by enabling the pin override (READ/INT_OVR = 1) and setting the INT_EN bit to '1'.

4.4.2 READ STATE

The Read state is a lower-power state. When the READ/INT pin is driven low for at least t_{READ} time (see Section 1.0 "Electrical Characteristics"), the device is in the Read state. When using SMBus, the device can also be placed in the Read state by enabling the pin override (READ/INT_OVR = 1) and setting the INT_EN bit to '0'. The Read state terminates integration, starts the internal sleep timer, transfers the selected measurement to the output DAC, and places the device in a low-power state. The OUT pin will output the latest measurement voltage in the voltage range defined by V_{OUT} until the next time the device enters the Read state (next falling edge of READ/INT, or INT_EN set to '1' and then back to '0') or until the sleep timer expires and the device enters the Sleep state.

4.4.3 SLEEP STATE

The Sleep state is the lowest-power state. While in this state, the device will draw a supply current of ISLEEP from the V_{DD} pin. By default, the device enters the Sleep state automatically when the READ/INT pin (or INT_EN bit if READ/INT_OVR = 1) is held low for longer than t_{SLEEP}. In SMBus mode, the device can also be put in the Sleep state by setting the SLEEP bit (see Register 6-3). When entering the Sleep state, the device will reset all measurement registers and turn off unnecessary internal biasing and drive circuits to reduce quiescent current to ISI FEP. The device will stay in the Sleep state until it is placed in the Integrate state. The device will transition from Sleep to the start of integration in t_{SLEEP TO INT} and start accumulating current and voltage information again. An example of the timing required to enter the Sleep state is shown in Figure 4-5.




FIGURE 4-5: Sleep State Timing.

4.5 Measurement Modes

The PAC1921 can measure the source-side voltage, V_{BUS}, and the voltage across an external current sense resistor, V_{SENSE}. The device can be configured to perform one of three sets of calculations: Power (see Section 4.5.1 "Power Measurement"), V_{SENSE} (see Section 4.5.2 "V_{SENSE} Measurement") or V_{BUS} (see Section 4.5.3 "V_{BUS} Measurement"). The results of these digital calculations are applied to the analog OUT pin as well as stored in registers available via the communications bus. Figure 4-6 shows the data flow.

PAC1921




FIGURE 4-6: PAC1921 Data Flow.


4.5.1 POWER MEASUREMENT

 V_{BUS} and V_{SENSE} are sampled and multiplied during the integration period, resulting in the sum of power for all samples. The power full-scale range is defined in Equation 4-1. The instantaneous values are summed over the integration period. The summed value is then divided by the number of samples, and stored in the V_{POWER} Results registers.

The V_{POWER} Results registers result can be converted directly to watts using the conversion described in Equation 4-2 for 1 LSB. This result is also sent to the DAC which drives the proportional voltage output on the OUT pin, if it is the selected output.

EQUATION 4-1: POWER FSR

CALCULATION



EQUATION 4-2: POWER LSB WEIGHT

$I_{LSB} = \frac{1}{2}$ Where:	RΩ	$\frac{0.1V}{\times DI \ GAIN} \times \frac{32V}{DV_GAIN}$ $\frac{1023 \times 2^{6}}{1023}$
0.1V	=	Maximum V _{SENSE} voltage input
RΩ	=	R _{SENSE} resistor value
DI_GAIN	=	Digital current gain
32V/DV_GAIN	=	Maximum device bus voltage input
DV_GAIN	=	Digital voltage gain

4.5.2 V_{SENSE} MEASUREMENT

When V_{SENSE} is selected as the measurement type, free-run integration is used (see Section 4.7.3 "Free-Run Integration"). The V_{SENSE} voltage is digitized and summed in the I_{SUM} Accumulator Registers. The average is then taken at the end of the integration period. Finally, digital gain is applied by adjusting the parameter DI_GAIN. The upper 10-bit resultant value represents the average V_{SENSE} voltage measured and is used to drive the DAC. The PAC1921 should be kept in the Integrate state for continuous output in this mode. The value of one LSB in amps can be calculated according to Equation 4-3.

EQUATION 4-3: V_{SENSE} LSB VALUE IN AMPS

$$I_{LSB} = \frac{\frac{0.1V}{R\Omega \times DI_GAIN}}{1023 \times 2^6}$$

Where:

 $\begin{array}{rcl} 0.1V & = & \text{Maximum V}_{\text{SENSE}} \text{ voltage input} \\ R\Omega & = & R_{\text{SENSE}} \text{ resistor value} \\ DI_GAIN & = & \text{Digital current gain} \\ 1023 \times 2^6 & = & \text{FSR x scale offset} \end{array}$

The value of one LSB in volts can be calculated according to Equation 4-4.

EQUATION 4-4: V_{SENSE} LSB VALUE IN VOLTS

 $I_{LSB} = \frac{\frac{0.1V}{DI_GAIN}}{\frac{1023 \times 2^6}{1023 \times 2^6}}$

Where: 0.1V = Maximum V_{SENSE} voltage input DI_GAIN = Digital current gain 1023 x 2⁶ = FSR x scale offset

4.5.3 V_{BUS} MEASUREMENT

When V_{BUS} is selected as the measurement type, free-run integration is used (see Section 4.7.3 "Free-Run Integration"). The V_{BUS} voltage is digitized and summed in the V_{SUM} Accumulator Registers. The average is taken at the end of the integration period and digital gain is applied by adjusting the parameter DV_GAIN. The upper 10-bit resultant value represents the average V_{BUS} voltage measured and is used to drive the DAC. The PAC1921 should be kept in the Integrate state for continuous output in this mode. The value of one LSB in volts can be calculated according to Equation 4-5.

EQUATION 4-5:	V _{BUS} LSB VALUE IN
	VOLTS

	$I_{LSB} = \frac{\frac{32V}{DV_GAIN}}{\frac{1023 \times 2^{6}}{2}}$
Where:	
1LSB	= LSB value in volts
32/DV_GAIN	 Maximum voltage
1023 x 2 ⁶	= FSR shifted 6 bits

4.6 OUT Pin and Measurement Type

The OUT pin is driven by a buffered 10-bit DAC. The OUT pin signal is typically sent to an MCU with ADC inputs to supply data for algorithms that cannot tolerate the latencies inherent in embedded communications buses. After a DAC update, the OUT pin can be polled after t_{SETTLE} . The output voltage can also be expressed as a result of the DAC, as shown in Equation 4-6.

0

$$UT = \frac{DAC}{1023 \times 2^6} \times OUTFSR$$

Where:

OUT	=	Output on OUT pin
DAC	=	value of the selected
		measurement result registers
1023 x 2 ⁶	=	FSR x scale offset
OUTFSR	=	Output FSR

The OUT Pin can represent Power, Voltage or Current. This measurement type is selected by the MXSL[1:0] bits shown in Table 4-1.

TABLE 4-1: MUX_SEL MULTIPLEXER DECODE

MXSL[1:0]		Selected Output
1	0	Delected Output
0	0	V _{POWER} pin-controlled (default)
0	1	V _{SENSE} free-run
1	0	V _{BUS} free-run
1	1	V _{POWER} free-run

To change the MUX_SEL parameter, see Section 4.7.8 "Changing Integration Parameter Settings".

The OUT buffer FSR is configurable. The OUT FSR is set by the OFSR[1:0] bits in Control Register 02h, as shown in Table 4-2.

TABLE 4-2: OFSR DECODE - SMBUS MODE

OFSI	R[1:0]	FSR for OUT Pin
1	0	
0	0	0 to 3V (default)
0	1	0 to 2V
1	0	0 to 1.5V
1	1	0 to 1V

4.7 Integration

The PAC1921 has two Integrate state (see **Section 4.4.1 "Integrate State**") operating modes: pin-controlled and free-run. In pin-controlled mode, the measurement type is Power. In free-run mode, the measurement type is Power by default and can be changed in SMBus mode to Voltage or Current.

If pin-controlled integration mode is selected, the OUT pin will update to the latest Power value when the PAC1921 is placed in the Read state or when the READ/INT pin is held low for t_{UPDATE} . If free-run is chosen, the OUT pin will update at the conclusion of each integration period. The integration mode is selected by the MXSL[1:0] bits (see Table 4-1).

TABLE 4-3: INT_SEL PIN DECODE

INT_SEL Pin Voltage	Integration Mode
GND	Pin-controlled
V _{DD}	Free-run

4.7.1 PIN-CONTROLLED INTEGRATION

In pin-controlled integration mode, the integration period is the time the PAC1921 is in the Integrate state less the state transition time, as shown in Figure 4-7. The power integration period can be any time between \sim 0.9 ms and \sim 1s with 11-bit resolution and between \sim 2.7 ms and \sim 2.9s with 14-bit resolution. When the PAC1921 is placed in the Read state, measurement is stopped, calculations are made, and the result is latched into the DAC.




FIGURE 4-7: Pin-Controlled Integration Period.

To obtain an update to the DAC without entering the Read state, the READ/INT pin can be held low for t_{UPDATE} . This eliminates the $t_{READ_TO_INT}$ delay at the start of the next integration period which occurs when transitioning from Read to Integrate, as shown in Figure 4-8.




FIGURE 4-8: Pin-Controlled Measurement Time.

4.7.2 MAXIMUM SAMPLES

The number of samples is limited to 2048. When the Samples Registers reach their maximum value (2048), integration stops, the calculations are performed, the registers are updated and the results are sent to the OUT pin.

4.7.3 FREE-RUN INTEGRATION

In free-run integration mode, the integration period is controlled by the selected measurement type, resolution, filtering, and number of samples (see **Section 4.7.4 "ADC Resolution, Filtering and Sampling**"). The number of samples is controlled by the SMPL bits in the configuration register. The legend for these bits is shown in Table 4-4.

TABLE 4-4:	SAMPLES IN FREE-RUN
	MODE

	SMPI	[3:0]		Number of Complete
3	2	1	0	Number of Samples
0	0	0	0	1 (default)
0	0	0	1	2
0	0	1	0	4
0	0	1	1	8
0	1	0	0	16
0	1	0	1	32
0	1	1	0	64
0	1	1	1	128
1	0	0	0	256
1	0	0	1	512
1	0	1	0	1024
1	0	1	1	2048
1	1	0	0	2048
1	1	0	1	2048
1	1	1	0	2048
1	1	1	1	2048

After each integration period is completed, the output value is calculated and the result is latched into the DAC. As long as the device is still in the Integrate state, the next integration period starts after the calculations are complete. Integration is disabled whenever the device enters the Read state.

When the device enters the Read state during an integration period, that data is discarded, as shown in Figure 4-9.




FIGURE 4-9:



4.7.4 ADC RESOLUTION, FILTERING AND SAMPLING

ADC resolution can be specified at 11 or 14 bits. In SMBus mode, the resolution is set independently for V_{SENSE} and V_{BUS} by using the I_RES and V_RES bits (see Register 6-1).

ADC post filtering improves signal quality and increases conversion time by 50%. In SMBus mode, ADC post filtering can be enabled or disabled by using the VSFEN and VBFEN bits (see Register 6-2).

When Power is selected as the OUT measurement type, the bus voltage and sense resistor voltage are sampled an equal number of times during the integration period in a round-robin scheme (e.g., a V_{BUS} measurement is taken and then a V_{SENSE} measurement is taken for each power sample). When V_{BUS} or V_{SENSE} is selected as the OUT measurement type, only the selected channel is sampled and digitized.

In free-run integration, the number of samples is selectable. In free-run SMBus mode, the number of samples is set by the SMPL[3:0] bits (see Register 6-2).

The free-run integration period is determined by the selected measurement type, number of samples, resolution and filtering as shown in Table 4-5.

11-bit resolution is recommended if the fastest integration time is required. 14-bit resolution will provide more accurate and highly averaged measurements.

TABLE 4-5:	FREE RUN INTEGRATION
	PERIODS

sə		gration Pe er measure	Peri V _{SENSE} (Integration Period V _{SENSE} or V _{BUS} Measurement	
Samples	14-bit ADC Post Filter On 11-Bit ADC Post Filter Off		Mixed ADC Post Filter On	14-bit ADC Post Filters On	11-Bit ADC Post Filters Off
1	2.72 ms	0.93 ms	2.1 ms	1.41 ms	0.51 ms
2	4.05 ms	1.46 ms	3.1 ms	2.02 ms	0.72 ms
4	6.79 ms	2.41 ms	5.1 ms	3.43 ms	1.24 ms
8	12.2 ms	4.32 ms	9.2 ms	6.06 ms	2.08 ms
16	23 ms	8.05 ms	17.5 ms	11.5 ms	3.95 ms
32	46 ms	16.1 ms	34.9 ms	22.9 ms	7.89 ms
64	92 ms	32.1 ms	70 ms	45.7 ms	15.7 ms
128	184 ms	64.2 ms	139 ms	91.3 ms	31.4 ms
256	368 ms	128.3 ms	278 ms	183 ms	62.7 ms
512	736 ms	257 ms	556 ms	365 ms	126 ms
1024	1471 ms	513 ms	1112 ms	730 ms	251 ms
2048	2941ms	1026 ms	2223 ms	1460 ms	502 ms

4.7.5 DI_GAIN SETTING

The DI_GAIN parameter acts as a digital multiplier to control the effective current gain, as described in Equation 4-3. DI_GAIN 1X is the setting for the full-scale range. DI_GAIN can be increased when the system is designed for a lower V_{SENSE} range. It can also be used to provide a larger signal when the system is in a low-power mode.

DI_GAIN[2:0]		2:0]	DI_GAIN	Effective
2	1	0	Multiplier	V _{SENSE} Range
0	0	0	1X (default)	0 to 100 mV (default)
0	0	1	2X	0 to 50 mV
0	1	0	4X	0 to 25 mV
0	1	1	8X	0 to 12.5 mV
1	0	0	16X	0 to 6.25 mV
1	0	1	32X	0 to 3.125 mV
1	1	0	64X	0 to 1.56 mV
1	1	1	128X	0 to 0.78 mV

TABLE 4-6: DI_GAIN DECODE

DI_GAIN is set in the Gain Configuration Register (see Register 6-1) based on Table 4-6.

4.7.6 DI_GAIN OVERFLOW

If DI_GAIN is set too high for the input magnitude when V_{SENSE} or V_{POWER} is selected as the measurement type, it will cause an overflow in the results registers (P_{SUM_GAINED} and I_{AVG}). To provide an indication that the selected gain is too high, the following occurs:

Overflow status register 1Ch bit 2 (VSOV) is set to 1b and bit 0 (VPOV) is set to 1b if the power calculation overflowed, too.

V_{SENSE} Result Registers are set to the maximum value (12h is set to FFh and 13h is set to C0h).

V_{POWER} Result Registers are set to the maximum value (1Dh is set to FFh and 1Eh is set to C0h).

The values in the I_{SUM} Accumulator Registers and P_{SUM} Accumulator Registers will be accurate. In SMBus mode, change the DI_GAIN selection (see Register 6-1), set the RDAC bit (see Register 6-3) and check the results until an effective current gain is selected.

4.7.7 DV_GAIN SETTING

The DV_GAIN parameter acts as a digital multiplier to control the effective bus voltage gain. DV_GAIN 1X is the setting for the full-scale voltage range. DV_GAIN can be increased when the system is designed for a lower V_{BUS} range. It can also be used to provide a larger signal when the system is in a low-power mode.

DV_GAIN[2:0]		[2:0]	DV_GAIN	Effective	
2	1	0	Multiplier	V _{BUS} Range	
0	0	0	1X (default)	0 to 32V (default)	
0	0	1	2X	0 to 16V	
0	1	0	4X	0 to 8V	
0	1	1	8X	0 to 4V	
1	0	0	16X	0 to 2V	
1	0	1	32X	0 to 1V	
1	1	0	32X	0 to 1V	
1	1	1	32X	0 to 1V	

TABLE 4-7:DV_GAIN DECODE

DV_GAIN is set in the Gain Configuration Register (see Register 6-1) as shown in Table 4-7.

4.7.7.1 DV_GAIN Overflow

If DV_GAIN is too high for the range being measured when V_{BUS} or V_{POWER} is selected as the measurement type, it will cause an overflow in the results registers. To provide an indication that the selected gain is too high, the following occurs:

Overflow status register 1Ch bit 1 (VBOV) is set to 1b and bit 0 (VPOV) is set to 1b if the power calculation overflowed, too.

 V_{BUS} Result Register 10h is set to FFh and V_{BUS} Result Register 11h is set to C0h.

 V_{POWER} Result Register 1Dh is set to FFh and V_{POWER} Result Register 1Eh is set to C0h.

The values in the V_{SUM} Accumulator Registers and P_{SUM} Accumulator Registers will be accurate. In SMBus mode, change the DV_GAIN selection in Register 6-1 to match the range of the bus being measured. Set the RDAC bit in the same register and check the results.

4.7.8 CHANGING INTEGRATION PARAMETER SETTINGS

The integration parameter settings I_RES, V_RES, SMPL, VSFEN and VBFEN can be changed by first putting the device in the Read state (see Section 4.4 "Power States"), then changing the applicable registers. If one of these parameters is changed while the device is in the Integrate state, the change will not take effect until after the device has been placed into the Read state and then back into the Integrate state. DI_GAIN and DV_GAIN can also be updated in the Read state; however, the effects can be seen while in Read by setting the RDAC bit to recalculate the last measurement using the new gain settings.

If the integration mode is changed from V_{POWER} pin-controlled while the device is in the Integrate state, the device will terminate the Power measurement, update the OUT pin and then switch to the new measurement/integration mode. If the integration mode is changed from V_{POWER} free-run, V_{SENSE} or V_{BUS} while the device is in the Integrate state, the device will complete the integration period, update the OUT pin and then switch to the new measurement/integration mode.

5.0 COMMUNICATIONS PROTOCOL

The PAC1921 communicates with a host controller, such as an PIC MCU, through the SMBus. The SMBus is a two-wire serial communication protocol between a computer host and its peripheral devices. A detailed timing diagram is shown in Figure 1-1.

For the first 15 ms after power-up, the device may not respond to SMBus communications.

5.1 SMBus Control Bits

The interaction between clock and data creates special function bits within the data stream.

5.1.1 SMBUS START BIT

The SMBus Start bit is defined as a transition of the SMBus Data line from a logic '1' state to a logic '0' state while the SMBus Clock line is in a logic '1' state.

5.1.2 SMBUS ADDRESS AND RD/WR BIT

The SMBus Address Byte consists of the 7-bit client address followed by the RD/WR indicator bit. If this RD/WR bit is a logic '0', the SMBus Host is writing data to the client device. If this RD/WR bit is a logic '1', the SMBus Host is reading data from the client device. The PAC1921 SMBus address is determined by a single pull-down resistor connected between ground and the ADDR SEL pin as shown in Table 5-1.

TABLE 5-1: ADDR_SEL RESISTOR SETTING

Resistor (5%)	SMBus Address
0	1001_100(r/w)
120	1001_101(r/w)
220	1001_110(r/w)
330	1001_111(r/w)
470	1001_000(r/w)
620	1001_001(r/w)
820	1001_010(r/w)
1000	1001_011(r/w)
1300	0101_000(r/w)
1800	0101_001(r/w)
2200	0101_010(r/w)
3000	0101_011(r/w)
4300	0101_100(r/w)
6800	0101_101(r/w)
12000	0101_110(r/w)
open	0011_000((r/w)

5.1.3 SMBUS DATA BYTES

All SMBus Data bytes are sent most significant bit first and composed of eight bits of information.

5.1.4 SMBUS ACK AND NACK BITS

The SMBus client will acknowledge all data bytes that it receives. This is done by the client device pulling the SMBus data line low after the 8th bit of each byte that is transmitted.

The host will NACK (not acknowledge) the last data byte to be received from the client by holding the SMBus data line high after the 8th data bit has been sent.

5.1.5 SMBUS STOP BIT

The SMBus Stop bit is defined as a transition of the SMBus Data line from a logic '0' state to a logic '1' state while the SMBus clock line is in a logic '1' state. When the device detects an SMBus Stop bit and it has been communicating with the SMBus protocol, it will reset its client interface and prepare to receive further communications.

5.2 SMBus Timeout

The PAC1921 supports SMBus Timeout. If the clock line is held low for longer than $t_{TIMEOUT}$, the device will reset its SMBus protocol. This function can be enabled by setting the TIMEOUT bit (see Register 6-3).

5.3 SMBus and I²C Compatibility

The PAC1921 is compatible with SMBus and I²C. The major differences between SMBus and I²C devices are highlighted here. For more information, refer to the SMBus 2.0 and I²C specifications. For information on using the PAC1921 in an I²C system, refer to AN 14.0 – *"Microchip Dedicated Slave Devices in I²C Systems"* (DS00001853).

- PAC1921 supports I²C fast mode at 400 kHz. This covers the SMBus max time of 100 kHz.
- Minimum frequency for SMBus communications is 10 kHz.
- The SMBus client protocol will reset if the clock is held at a logic '0' for longer than 30 ms. This timeout functionality is disabled by default in the PAC1921 and can be enabled by writing to the TIMEOUT bit. I²C does not have a time out.
- I²C devices do not support the Alert Response Address functionality (which is optional for SMBus).
- I²C devices support Block Read and Block Write differently. I²C protocol allows for an unlimited number of bytes to be sent in either direction. The SMBus protocol requires that an additional data byte indicating number of bytes to read/write is transmitted. The PAC1921 supports I²C formatting only.

Attempting to communicate with the PAC1921 SMBus interface with an invalid slave address or invalid protocol will result in no response from the device and will not affect its register contents. Stretching of the SMCLK signal is supported, provided other devices on the SMBus control the timing.

5.4 SMBus Protocols

The device supports Send Byte, Read Byte, Write Byte, Receive Byte, and the Alert Response Address as valid protocols as shown below.

All of the below protocols use the convention in Table 5-2.

TABLE 5-2: PROTOCOL FORMAT

Data Sent to Device	Data Sent to the Host
# of bits sent	# of bits sent

5.4.1 WRITE BYTE

The Write Byte is used to write one byte of data to the registers, as shown in Table 5-3.

TABLE 5-3: WRITE BYTE PROTOCOL

START	Slave Address	WR	ACK	Register Address	ACK	Register Data	ACK	STOP
$1 \rightarrow 0$	YYYY_YYY	0	0	XXh	0	XXh	0	$0 \rightarrow 1$

5.4.2 READ BYTE

The Read Byte protocol is used to read one byte of data from the registers as shown in Table 5-4.

TABLE 5-4: READ BYTE PROTOCOL

START	Slave Address	WR	АСК	Register Address	АСК	START	Slave Address	RD	АСК	Register Data	NACK	STOP
$1 \rightarrow 0$	YYYY_YYY	0	0	XXh	0	$1 \rightarrow 0$	YYYY_YYY	1	0	XXh	1	$0 \rightarrow 1$

5.4.3 SEND BYTE

The Send Byte protocol is used to set the internal address register pointer to the correct address location. No data is transferred during the Send Byte protocol as shown in Table 5-5.

TABLE 5-5: SEND BYTE PROTOCOL

START	Slave Address	WR	ACK	Register Address	ACK	STOP
$1 \rightarrow 0$	YYYY_YYY	0	0	XXh	0	$0 \rightarrow 1$

5.4.4 RECEIVE BYTE

The Receive Byte protocol is used to read data from a register when the internal register address pointer is known to be at the right location (e.g. set via Send Byte). This is used for consecutive reads of the same register as shown in Table 5-6.

TABLE 5-6: RECEIVE BYTE PROTOCOL

START	Slave Address	RD	ACK	Register Data	NACK	STOP
$1 \rightarrow 0$	YYYY_YYY	1	0	XXh	1	$0 \rightarrow 1$

5.5 I²C Protocols

The PAC1921 supports I²C Block Read and Block Write.

The protocols listed below use the convention in Table 5-2.

5.5.1 BLOCK WRITE

The Block Write protocol is used to write multiple data bytes to a group of contiguous registers, as shown in Table 5-7.

TABLE 5-7: BLOCK WRITE PROTOCOL

START	Slave Address	WR	ACK	Register Address	ACK	Register Data	АСК
$1 \rightarrow 0$	YYYY_YYY	0	0	XXh	0	XXh	0
Register Data	ACK	Register Data	ACK		Register Data	ACK	STOP
XXh	0	XXh	0		XXh	0	$0 \rightarrow 1$

5.5.2 BLOCK READ

The Block Read protocol is used to read multiple data bytes from a group of contiguous registers, as shown in Table 5-8.

TABLE 5-8: BLOCK READ PROTOCOL

START	Slave Address	WR	АСК	Register Address	АСК	START	Slave Address	RD	АСК	Register Data
$1 \rightarrow 0$	YYYY_YYY	0	0	XXh	0	$1 \rightarrow 0$	YYYY_YYY	1	0	XXh
ACK	Register Data	ACK	Register Data	ACK	Register Data	ACK		Register Data	NACK	STOP
0	XXh	0	XXh		0	0		XXh	1	$0 \rightarrow 1$

PAC1921

NOTES:

6.0 **REGISTER DESCRIPTION**

The registers shown in Table 6-1 are accessible through the SMBus. In the individual register tables that follow, an entry of '—' indicates that the bit is not used and will always read '0'.

Σω										
Register Address	Register Name	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	Default Value
00h	Gain Configuration	I_RES	V_RES	DIGN2	DIGN1	DIGN0	DVGN2	DVGN1	DVGN0	00h
01h	Integration Configuration	SMPL3	SMPL2	SMPL1	SMPL0	VSFEN	VBFEN	RIOV	INTEN	0Ch
02h	Control	MXSL1	MXSL0	OFSR1	OFSR0	TOUT	SLEEP	SLPOV	RDAC	00h
10h	V _{BUS} Result High Byte	VBR9	VBR8	VBR7	VBR6	VBR5	VBR4	VBR3	VBR2	00h
11h	V _{BUS} Result Low Byte	VBR1	VBR0	_	—	—	—	—	—	00h
12h	V _{SENSE} Result High Byte	VSR9	VSR8	VSR7	VSR6	VSR5	VSR4	VSR3	VSR2	00h
13h	V _{SENSE} Result Low Byte	VSR1	VSR0	_	—	—	—	—	—	00h
14h	V _{SUM} Accumulator High Byte	VSM24	VSM23	VSM22	VSM21	VSM20	VSM19	VSM18	VSM17	00h
15h	V _{SUM} Accumulator Middle High Byte	VSM16	VSM15	VSM14	VSM13	VSM12	VSM11	VSM10	VSM9	00h
16h	V _{SUM} Accumulator Middle Low Byte	VSM8	VSM7	VSM6	VSM5	VSM4	VSM3	VSM2	VSM1	00h
17h	V _{SUM} Accumulator Low Byte	VSM0	_	_	—	—	—	—	—	00h
18h	I _{SUM} Accumulator High Byte	ISM24	ISM23	ISM22	ISM21	ISM20	ISM19	ISM18	ISM17	00h
19h	I _{SUM} Accumulator Mid-high Byte	ISM16	ISM15	ISM14	ISM13	ISM12	ISM11	ISM10	ISM9	00h
1Ah	I _{SUM} Accumulator Mid-low Byte	ISM8	ISM7	ISM6	ISM5	ISM4	ISM3	ISM2	ISM1	00h
1Bh	I _{SUM} Accumulator Low Byte	ISM0	_	_	—	—	—	—	—	00h
1Ch	Overflow Status		_	_	—	—	VSOV	VBOV	VPOV	00h
1Dh	V _{POWER} Result High Byte	VPR9	VPR8	VPR7	VPR6	VPR5	VPR4	VPR3	VPR2	00h
1Eh	V _{POWER} Result Low Byte	VPR1	VPR0				_	_		00h
21h	Samples High Byte	SMP11	SMP10	SMP9	SMP8	SMP7	SMP6	SMP5	SMP4	00h
22h	Samples Low Byte	SMP3	SMP2	SMP1	SMP0					00h
23h	P _{SUM} Accumulator High Byte	PSM38	PSM37	PSM36	PSM35	PSM34	PSM33	PSM32	PSM31	00h
24h	P _{SUM} Accumulator Middle-High Byte	PSM30	PSM29	PSM28	PSM27	PSM26	PSM25	PSM24	PSM23	00h

TABLE 6-1: REGISTER SET IN HEXADECIMAL ORDER

© 2012-2019 Microchip Technology Inc.

Register Address	Register Name	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	Default Value
25h	P _{SUM} Accumulator Middle Byte	PSM22	PSM21	PSM20	PSM19	PSM18	PSM17	PSM16	PSM15	00h
26h	P _{SUM} Accumulator Middle-Low Byte	PSM14	PSM13	PSM12	PSM11	PSM10	PSM9	PSM8	PSM7	00h
27h	P _{SUM} Accumulator Low Byte	PSM6	PSM5	PSM4	PSM3	PSM2	PSM1	PSM0		00h
FDh	Product ID	PID7	PID6	PID5	PID4	PID3	PID2	PID1	PID0	5Bh
FEh	Manufacturer ID	MID7	MID6	MID5	MID4	MID3	MID2	MID1	MID0	5Dh
FFh	Revision	RID7	RID6	RID5	RID4	RID3	RID2	RID1	RID0	82h

TABLE 6-1: REGISTER SET IN HEXADECIMAL ORDER (CONTINUED)

6.1 Read Multiple Data Bytes

Data represented by multiple byte data registers are ensured to be synchronized and stable in the Read and Sleep states after transitioning from the Integrate state and waiting for t_{SETTLE} time (see Table 1-2). During the Integrate state, the data bytes will be changing dynamically.

6.2 Detailed Register Description

				SIER (ADDR	,		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
I_RES	V_RES		DI_GAIN[2:0]			DV_GAIN[2:0]	
bit 7							bit
Legend:							
R = Read bit	t	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'	
-n = Value at	t POR	'1' = bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 7	1 = V _{SENSE}	the V _{SENSE} AD ADC measurem ADC measurem	ent resolution i	is 11-bit			
bit 6	1 = V _{BUS} AD	s the V _{BUS} ADC DC measuremen DC measuremen	t resolution is 7	11-bit			
bit 5-3	DI_GAIN[2: 000b = 1x 001b = 2x 010b = 4x 011b = 8x 100b = 16x 101b = 32x 110b = 64x 111b = 1283		igital current g	ain,			
bit 2-0	DV_GAIN[2 000b = 1x 001b = 2x 010b = 4x 011b = 8x 100b = 16x 101b = 32x 110b = 32x 111b = 32x		digital bus volta	age gain.			

REGISTER 6-1: GAIN CONFIGURATION REGISTER (ADDRESS 00H)

REGISTER 6-2: INTEGRATION CONFIGURATION REGISTER (ADDRESS 01H)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0			
	SM	PL[3:0]		VSFEN	VBFEN	RIOV	INTEN			
bit 7							bit (
Logondi										
Legend: BC = Read	-then-clear bit	W = Writable	hit	II = I Inimpler	nented bit, read	1 as '0'				
-n = Value a		'1' = bit is set	bit	'0' = Bit is cle		x = Bit is unki				
					aleu		IOWIT			
bit 7-4	SMPL[3:01:	Controls the nur	nber of samp	les of the select	ed measureme	nt type.				
	0000b = 1									
	0001b = 2									
	0010b = 4									
	0011b = 8									
	0100b = 16									
	0101b = 32									
	0110b = 64									
	0111b = 12 8	8								
	1000b = 25 6	6								
	1001b = 51 2	2								
	1010b = 102	24								
	1011b = 20 4	48								
	1100b = 20 4	48								
	1101b = 20 4	48								
	1110b = 2048									
	1111b = 20 4	48								
bit 3	VSFEN: ena	bles the ADC po	st filter for V _S	ENSE samples. V	When the filter i	s enabled, con	version time is			
	increased by		0							
	1 = Filter en	abled								
	0 = Filter dis	abled								
bit 2	VBFEN: ena	ables the ADC po	ost filter for V _I	_{BUS} samples. W	hen the filter is	enabled, conv	ersion time is			
	increased by	/ 50%								
	1 = Filter en	abled								
	0 = Filter dis	abled								
bit 1	RIOV: enabl	es the INT_EN b	oit to override	the READ/INT p	oin.					
	1 = Override			·						
	0 = Override	e not enabled								
		on the device int				nin				
bit 0	IN LEN: TOPCE	es lite device itti	o integrate m	ode. overridina t	he READ/INT	DIN.				
bit 0		ntegrate mode	o integrate m	ode, overriding t	he READ/INT	pin.				

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
MX	(SL[1:0]	OFSF	R[1:0]	TOUT	SLEEP	SLPOV	RDAC
bit 7					•		bit 0
Legend:							
	then-clear bit	W = Writable b	bit	•	nented bit, read		
-n = Value a	at POR	'1' = bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 7-6		pin-controlled (free-run e-run		used for input to	the OUT DAC	and the integra	ation mode
bit 5-4	OFSR[1:0]: D 00b = 3V FSF 01b = 2V FSF 10b = 1.5V FSF 11b = 1.0V FSF	R SR	OUT pin full-s	cale range			
bit 3		SMBus Timeou enabled		functionality of	the communica	ations protocol ((see
bit 2	SLEEP: When 1 = Sleep Sta 0 = Normal op	te	n the Read st	ate, writing this	bit to a '1' plac	es the device in	n Sleep stat
bit 1	SLPOV: Sleep the Read state 1 = Forced Re 0 = Normal op	e after t _{SLEEP} . ead mode	ng a '1' disab	les the Sleep sta	ate timer, allow	ng the PAC192	1 to remain
bit 0	DAC	calculate/DAC เ		e selected mea	surement, and	output immedia	ately to the

REGISTER 6-3: CONTROL REGISTER (ADDRESS 02H)

REGISTER 6-4: V_{BUS} RESULT REGISTER (ADDRESSES 10H AND 11H)

	20	•				-	
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			VE	R[9:2]			
bit 15							bit 8
R-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
-	R[1:0]	_	_	-	_	-	_
bit 7							bit C
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimpler	nented bit, rea	ad as '0'	
-n = Value at POR '1' = bit is set			'0' = Bit is clea	ared	x = Bit is unkr	nown	

bit 15-6 **VBR[9:0]**: These registers contain the most recent digitized value of the average of V_{BUS} samples. bit 5-0 **Unimplemented**: Read as '0'

REGISTER 6-5: V_{SENSE} RESULT REGISTER (ADDRESSES 12H AND 13H)

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			VS	SR[9:2]			
bit 15							bit 8
R-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
VSR	VSR[1:0] —			—	—	—	—
bit 7	bit 7						bit 0
Legend:							
R = Readable	dable bit W = Writable bit			U = Unimplemented bit, read as '0'			
-n = Value at I	POR	'1' = bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-6 VBR[9:0]: These registers contain the most recent digitized value of the average of V_{SENSE} samples bit 5-0 Unimplemented: Read as '0'

REGISTER 6-6: V_{SUM} ACCUMULATOR REGISTER (ADDRESSES 14H THROUGH 17H)

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			VSN	M[24:17]			
bit 31							bit 24
5.0			.				
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			VS	M[16:9]			
bit 23							bit 16
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			VS	SM[8:1]			
bit 15							bit 8
R-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
VSM0	—	—	_	—	_	—	
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable b	it	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at POR '1' = bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 31-7	VSM[24·0]	These registers c	ontain the a	cumulated sum	of Vsame		is the number
		C counts. For 11-l					

of 14-bit ADC counts. For 11-bit ADC resolution, the bits are shifted left by 3, so 1 count has a bit weighting of 8 and the lowest 3 bits will not be populated. The register value is only valid in the Read state.

bit 6-0 Unimplemented: Read as '0'

REGISTER 6-7:	ISUM ACCUMULATOR REGISTER ((ADDRESSES 18H THROUGH 1BH)
---------------	------------------------------------	-----------------------------

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			ISM[24:17]			
bit 31							bit 24
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			ISM	[16:9]			
bit 23							bit 16
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			ISM	1[8:1]			
bit 15							bit 8
R-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
ISM0	-		_	-		-	-
bit 7							bit 0
Legend:							
R = Readable	a hit	W = Writable I	- it		optod bit rod	ad aa '0'	
			JIL	U = Unimplem			
-n = Value at	POR	'1' = bit is set		'0' = Bit is cleared x = Bit is unknow		lown	

bit 31-7 ISM[24:0]: These registers contain the accumulated sum of V_{SENSE} samples (I_{SUM}). This is the number of 14-bit ADC counts. For 11-bit ADC resolution, the bits are shifted left by 3, so 1 count has a bit weighting of 8 and the lowest 3 bits will not be populated. The register value is only valid in the Read state.
 bit 6-0 Unimplemented: Read as '0'

REGISTER 6-8: OVERFLOW STATUS REGISTER (ADDRESS 1CH)

U-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0
	—	_	_	_	VSOV	VBOV	VPOV
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-3 Unimplemented: Read as '0'

- bit 2 **VSOV**: This bit is set to '1' when the DI_GAIN setting causes the V_{SENSE} Result register to overflow 1 = Overflow occurred
 - 0 = Normal operation
- bit 1 **VBOV**: This bit is set to '1' when the DV_GAIN setting causes the V_{BUS} Result register to overflow. 1 = Overflow occurred
 - 0 = Normal operation
- bit 0 **VPOV**: This bit is set to '1' when the DI_GAIN and/or DV_GAIN settings cause the V_{POWER} Result register to overflow
 - 1 = Overflow occurred
 - 0 = Normal operation

REGISTER 6-9: V_{POWER} RESULT REGISTER (ADDRESSES 1DH AND 1EH)

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
			VF	PR[9:2]			-	
bit 15							bit 8	
R-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0	
VPR	R[1:0]	—	—	—	—	—	—	
bit 7	bit 7						bit 0	
Legend:								
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'					
-n = Value at I	a = Value at POR (1' = bit is set			'0' = Bit is cleared x = Bit is unknown				

bit 15-6 **VPR[9:0]**: These registers store the digitized value of the latest representation of the power relative to maximum power.

bit 5-0 Unimplemented: Read as '0'

REGISTER 6-10: SAMPLES REGISTERS (ADDRESSES 21H AND 22H)

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			SN	/IP[11:4]			
bit 15							bit 8
R-0	R-0	R-0	R-0	U-0	U-0	U-0	U-0
	SM	P[3:0]		_	_	—	—
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = bit is set			'0' = Bit is cleared x = Bit is unknown			nown	

bit 15-4 **SMP[11:0]**: These register values indicate the number of voltage samples (pairs of samples for power) taken during the integration period.

bit 3-0 Unimplemented: Read as '0'

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			PSI	И[38:31]			
oit 39							bit 3
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
K-0	K-0	K-0			K-0	K-0	K-0
h:+ 04			P31	A[30:23]			h:4 0
bit 31							bit 2
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			PSI	M[22:15]			
bit 23							bit 1
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
				M[14:7]			
bit 15							bit
R-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
			PSM[5:1]	00	00		_
bit 7			1 011[011]				bit
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimplem	nented bit re	ad as '0'	
		'1' = bit is set		U = Unimplemented bit, read as '0' '0' = Bit is cleared $x = Bit$ is			nown

REGISTER 6-11: P_{SUM} ACCUMULATOR REGISTER (ADDRESSES 23H THROUGH 27H)

bit 39-1 **PSM[38:1]**: These registers contain the accumulated sum of power samples (P_{SUM}). This is the number of 14-bit ADC counts. For 11-bit ADC resolution, the bits are shifted left by 6, so 1 count has a bit weighting of 64 and the lowest 6 bits will not be populated. The register value is only valid in the Read state.

bit 0 Unimplemented: Read as '0'

REGISTER 6-12: PRODUCT ID REGISTER (ADDRESS FDH)

R-0	R-1	R-0	R-1	R-1	R-0	R-1	R-1	
PID[7:0]								
bit 7								

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 **PID[7:0]**: This register contains the Product ID for the PAC1921.

REGISTER 6-13: MANUFACTURER ID REGISTER (ADDRESS FEH)

R-0	R-1	R-0	R-1	R-1	R-1	R-0	R-1		
			MI	D[7:0]					
bit 7							bit 0		
Legend:									
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'					
-n = Value at POF	~	'1' = bit is set		'0' = Bit is cleared		x = Bit is unknowr			

bit 7-0 MID[7:0]: The Manufacturer ID register identifies Microchip as the manufacturer of the PAC1921

REGISTER 6-14: REVISION ID REGISTER (ADDRESS FFH)


R-1	R-0	R-0	R-0	R-0	R-0	R-1	R-0
RID[7:0]							
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at F	POR	'1' = bit is set	'0' = Bit is cleared x = Bit is unknowr				

bit 7-0 **RID[7:0]**: The Revision register identifies the die revision.

7.0 PACKAGING INFORMATION

7.1 Package Marking Information

10-Lead VDFN (3x3x0.9 mm)




Example



Legend	WW NNN <r></r>	Year code (last digit of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Package Country of origin		
Note:	,			

10-Lead Very Thin Plastic Dual Flat, No Lead Package (9Q) - 3x3 mm Body [VDFN]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-206 Rev B Sheet 1 of 2

10-Lead Very Thin Plastic Dual Flat, No Lead Package (9Q) - 3x3 mm Body [VDFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	N	ILLIMETER	S	
Dimension	Limits	MIN	NOM	MAX	
Number of Terminals	Ν	10			
Pitch	е	0.50 BSC			
Overall Height	Α	0.80	0.85	0.90	
Standoff	A1	0.00	0.02	0.05	
Terminal Thickness	(A3)	0.20 REF			
Overall Length	D	3.00 BSC			
Exposed Pad Length	D2	2.20	2.30	2.40	
Overall Width	E	3.00 BSC			
Exposed Pad Width	E2	1.50	1.60	1.70	
Exposed Pad Chamfer	Р	-	0.25	-	
Terminal Width	b	0.18	0.25	0.30	
Terminal Length	L	0.35	0.40	0.45	
Terminal-to-Exposed-Pad	К	0.25	0.30	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated


3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-206 Rev B Sheet 2 of 2

10-Lead Very Thin Plastic Dual Flat, No Lead Package (9Q) - 3x3 mm Body [VDFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	E			
Optional Center Pad Width	Y2			1.70
Optional Center Pad Length	X2			2.40
Contact Pad Spacing	С		3.00	
Center Pad Chamfer	СН		0.28	
Contact Pad Width (X10)	X1			0.30
Contact Pad Length (X10)	Y1			0.80
Contact Pad to Contact Pad (X8)	G1	0.20		
Contact Pad to Center Pad (X10)	G2		0.25 REF	
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	VX		1.00	
Thermal Via Pitch	VY		1.00	

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

- REF: Reference Dimension, usually without tolerances, for reference only.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2206 Rev A

APPENDIX A: REVISION HISTORY

Revision E (August 2019)

• Updated Section 7.0, Packaging Information.

Revision D (October 2016)

· Fixed minor typographical errors.

Revision C (June 2016)

- Modified the matrix description from the note in Section "Absolute Maximum Ratings^(†)".
- Fixed various typographical errors for consistency.

Revision B (April 2015)

- The document has been restructured to comply with the latest Microchip data sheet standards.
- Removed notes from Section 1.1 "Electrical Specifications".
- Created separate Section 2.0 "Typical Operating Curves" chapter; updated plots.
- Fixed minor typographical errors.

Revision A (May 2014)

Replaced former SMSC version 1.2 (12-21-12).

- All sections updated to Microchip format.
- References to "stand-alone mode" removed.
- References to "lead-free" removed.

Rev 1.2 (December 2012)

• Modified under features in "Ordering Information" section.

Rev. 1.0 (April 2012)

• Initial document release.

PAC1921

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	-X -XXX -XX SMBus Package Tape and Address Reel	Example: a) PAC1921-1-AIA-TR: High-Side Current Monitor, 3 x 3 10 Lead VDFN package, Tape and Reel
Device:	PAC1921: High-Side Power/Current Monitor with Analog Output	
SMBus Address:	-1 = selectable address	
Package:	AIA = 10-lead 3 mm x 3 mm VDFN	
Tape and Reel Option:	TR = 4,000 piece Tape and Reel	

PAC1921

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet Iogo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified Iogo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2019, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-4950-8

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138 China - Zhuhai

Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

Tel: 31-416-690399 Fax: 31-416-690340

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4450-2828

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-7131-72400

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Israel - Ra'anana

Italy - Milan

Italy - Padova

Tel: 972-9-744-7705

Tel: 39-0331-742611

Fax: 39-0331-466781

Tel: 39-049-7625286

Netherlands - Drunen

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820