

6-Channel High-Speed Logic-Level Translators

General Description

The MAX13030E–MAX13035E 6-channel, bidirectional level translators provide the level shifting necessary for 100Mbps data transfer in multivoltage systems. The MAX13030E–MAX13035E are ideally suited for memory-card level translation, as well as generic level translation in systems with six channels. Externally applied voltages, V_{CC} and V_L, set the logic levels on either side of the device. Logic signals present on the V_L side of the device appear as a higher voltage logic signal on the V_{CC} side of the device and vice versa. The MAX13035E features a CLK_{_RET} output that returns the same clock signal applied to the CLK_{_V_L} input.

The MAX13030E–MAX13035E operate at full speed with external drivers that source as little as 4mA output current. Each I/O channel is pulled up to V_{CC} or V_L by an internal 30µA current source, allowing the MAX13030E–MAX13035E to be driven by either push-pull or open-drain drivers.

The MAX13030E–MAX13034E feature an enable (EN) input that places the device into a low-power shutdown mode when driven low. The MAX13030E–MAX13035E features an automatic shutdown mode that disables the part when V_{CC} is less than V_L. The state of I/O V_{CC}_ and I/O V_L_ during shutdown is chosen by selecting the appropriate part version (see *Ordering Information/Selector Guide*).

The MAX13030E–MAX13035E accept V_{CC} voltages from +2.2V to +3.6V and V_L voltages from +1.62V to +3.2V, making them ideal for data transfer between low-voltage ASIC/PLDs and higher voltage systems. The MAX13030E–MAX13035E are available in 16-bump UCSP (2mm x 2mm) and 16-pin TQFN (4mm x 4mm) packages, and operate over the extended -40°C to +85°C temperature range.


Applications

- SD Card Level Translation
- MiniSD Card Level Translation
- MMC Level Translation
- Transflash Level Translation
- Memory Stick Card Level Translation

Features

- ♦ Compatible with 4mA Input Drivers or Larger
- ♦ 100Mbps Guaranteed Data Rate
- ♦ Six Bidirectional Channels
- ♦ Clock Return Output (MAX13035E)
- ♦ Enable Input (MAX13030E–MAX13034E)
- ♦ ±15kV ESD Protection on I/O V_{CC} Lines
- ♦ +1.62V ≤ V_L ≤ +3.2V and +2.2V ≤ V_{CC} ≤ +3.6V Supply Voltage Range
- ♦ Lead-Free, 16-Bump UCSP (2mm x 2mm) and 16-pin TQFN (4mm x 4mm) Packages

Typical Operating Circuits



Typical Operating Circuits continued at end of data sheet.

Functional Diagram and Pin Configurations appear at end of data sheet.

Ordering Information/Selector Guide

PART	PIN-PACKAGE	I/O V _L _ STATE DURING SHUTDOWN	I/O V _{CC} _ STATE DURING SHUTDOWN	PKG CODE
MAX13030EBE+	16 UCSP	High impedance	High impedance	B16-1
MAX13030EETE+	16 TQFN-EP**	High impedance	High impedance	T1644-4

Note: All devices are specified over the -40°C to +85°C operating temperature range.

+Denotes a lead-free package.

**EP = Exposed paddle.

Ordering Information/Selector guide continued at end of data sheet.

MAX13030E-MAX13035E

6-Channel High-Speed Logic-Level Translators

ABSOLUTE MAXIMUM RATINGS

(All voltages referenced to GND.)

V _{CC} , V _L	-0.3V to +4V
I/O V _{CC} , CLK_V _{CC}	-0.3V to (V _{CC} + 0.3V)
I/O V _L , CLK_V _L , CLK_RET	-0.3V to (V _L + 0.3V)
EN	-0.3V to +4V
Short-Circuit Duration I/O V _L , I/O V _{CC} ,		
CLK_V _{CC} , CLK_V _L , CLK_RET to GND	Continuous
Continuous Power Dissipation (T _A = +70°C)		
16-Bump UCSP (derate 8.2mW/°C)	660mW
16-Pin TQFN (derate 25.0mW/°C)	2000mW

Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature	+150°C
Bump Temperature (soldering)	+235°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(V_{CC} = +2.2V to +3.6V, V_L = +1.62V to +3.2V, EN = V_L, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at V_{CC} = +3.3V, V_L = +1.8V and T_A = +25°C.) (Notes 1, 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLIES						
V _L Supply Range	V _L	(Note 2)	1.62	3.20		V
V _{CC} Supply Range	V _{CC}		2.2	3.6		V
Supply Current from V _{CC}	I _{QVCC}	I/O V _{CC} _ = V _{CC} , I/O V _L _ = V _L	16	25		µA
Supply Current from V _L	I _{QLV}	I/O V _{CC} _ = V _{CC} , I/O V _L _ = V _L	6	10		µA
V _{CC} Shutdown Supply Current	I _{SHDN-VCC}	TA = +25°C, EN = GND or V _L > V _{CC} + 0.7V, MAX13030E-MAX13034E	2	4		µA
		TA = +25°C, V _L > V _{CC} + 0.7V, MAX13035E	2	4		
V _L Shutdown Supply Current	I _{SHDN-VL}	TA = +25°C, EN = GND or V _L > V _{CC} + 0.7V, MAX13030E-MAX13034E	0.1	4		µA
		TA = +25°C, V _L > V _{CC} + 0.7V, MAX13035E	0.1	4		
I/O V _{CC} _ / I/O V _L _ / CLK_V _{CC} Tri-State Leakage Current	I _{LEAK}	TA = +25°C, EN = GND or V _L > V _{CC} + 0.7V	0.1	2		µA
EN Input Leakage Current	I _{LEAK_EN}	TA = +25°C, MAX13030E-MAX13034E		1		µA
V _L - V _{CC} Shutdown Threshold High	V _{TH_H}	V _{CC} rising	-0.2	0.05V _L	0.7	V
V _L - V _{CC} Shutdown Threshold Low	V _{TH_L}	V _{CC} falling	-0.2	0.1V _L	0.7	V
I/O V _{CC} Pulldown Resistance During Shutdown	R _{VCC_PD_SD}	EN = GND, MAX13032E/MAX13034E	10	16.5	23	kΩ
I/O V _{CC} Pullup Resistance During Shutdown	R _{VCC_PU_SD}	EN = GND, MAX13031E	10	16.5	23	kΩ
I/O V _L Pulldown Resistance During Shutdown	R _{VL_PD_SD}	EN = GND, MAX13033E/MAX13034E	10	16.5	23	kΩ

6-Channel High-Speed Logic-Level Translators

ELECTRICAL CHARACTERISTICS (continued)

($V_{CC} = +2.2V$ to $+3.6V$, $V_L = +1.62V$ to $+3.2V$, $EN = V_L$, $TA = -40^\circ C$ to $+85^\circ C$, unless otherwise noted. Typical values are at $V_{CC} = +3.3V$, $V_L = 1.8V$ and $TA = +25^\circ C$.) (Notes 1, 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
I/O V_L , CLK_VL, CLK_RET Pullup Resistance During Shutdown	$R_{VL_PU_SD}$	($V_L > V_{CC} + 0.7V$), MAX13035E	45	75	105	k Ω
I/O V_L , CLK_VL, CLK_RET Pullup Current	R_{VL_PU}	$EN = V_{CC}$ or V_L , I/O $V_L = GND$	20			μA
I/O $V_{CC_}$, CLK_VCC Pullup Current	R_{VCC_PU}	$EN = V_{CC}$ or V_L , I/O $V_{CC_} = GND$	20			μA
I/O V_L to I/O V_{CC} DC Resistance	R_{IOVL_IOVCC}	(Note 3)		3		k Ω
ESD PROTECTION (Note 3)						
I/O $V_{CC_}$, CLK_VCC		Human Body Model, $C_{VCC} = 1.0\mu F$		± 15		kV
		IEC 61000-4-2 Air-Gap Discharge, $C_{VCC} = 1.0\mu F$		± 12		
		IEC 61000-4-2 Contact Discharge, $C_{VCC} = 1.0\mu F$		± 8		
LOGIC-LEVEL THRESHOLDS						
I/O V_L , CLK_VL Input-Voltage High Threshold	V_{IHL}	(Note 4)		$V_L - 0.2$		V
I/O V_L , CLK_VL Input-Voltage Low Threshold	V_{ILL}	(Note 4)	0.15			V
I/O $V_{CC_}$, CLK_VCC Input-Voltage High Threshold	V_{IHC}	(Note 4)		$V_{CC_} - 0.4$		V
I/O $V_{CC_}$, CLK_VCC Input-Voltage Low Threshold	V_{ILC}	(Note 4)	0.2			V
EN Input-Voltage High Threshold	V_{IH}	MAX13030E-MAX13034E		$V_L - 0.4$		V
EN Input-Voltage Low	V_{IL}	MAX13030E-MAX13034E	0.4			V
I/O V_L , CLK_VL, CLK_RET Output-Voltage High	V_{OHL}	I/O V_L , CLK_VL, CLK_RET source current = $20\mu A$, $I/O V_{CC_} \geq V_{CC} - 0.4V$	2/3 V_L			V
I/O V_L , CLK_VL, CLK_RET Output-Voltage Low	V_{OLL}	I/O V_L , CLK_VL, CLK_RET sink current = $20\mu A$, $I/O V_{CC_} \leq 0.2V$	1/3 V_L			V
I/O $V_{CC_}$, CLK_VCC Output-Voltage High	V_{OHC}	I/O $V_{CC_}$, CLK_VCC source current = $20\mu A$, $I/O V_L \geq V_L - 0.2V$	2/3 V_{CC}			V

6-Channel High-Speed Logic-Level Translators

ELECTRICAL CHARACTERISTICS (continued)

($V_{CC} = +2.2V$ to $+3.6V$, $V_L = +1.62V$ to $+3.2V$, $EN = V_L$, $T_A = -40^\circ C$ to $+85^\circ C$, unless otherwise noted. Typical values are at $V_{CC} = +3.3V$, $V_L = 1.8V$ and $T_A = +25^\circ C$.) (Notes 1, 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
I/O $V_{CC_}$, CLK_VCC Output-Voltage Low	V_{OLC}	I/O $V_{CC_}$, CLK_VCC sink current = $20\mu A$, I/O $V_L \leq 0.15V$			1/3 V_{CC}	V
RISE/FALL TIME ACCELERATOR STAGE (Note 3)						
Accelerator Pulse Duration		On falling edge	3			ns
		On rising edge	3			
V _L -Output-Accelerator Source Impedance		$V_L = 1.62V$	11		Ω	
		$V_L = 3.2V$	6			
V _{CC} -Output-Accelerator Source Impedance		$V_{CC} = 2.2V$	9		Ω	
		$V_{CC} = 3.6V$	8			
V _L -Output-Accelerator Sink Impedance		$V_L = 1.62V$	9		Ω	
		$V_L = 3.2V$	8			
V _{CC} -Output-Accelerator Sink Impedance		$V_{CC} = 2.2V$	10		Ω	
		$V_{CC} = 3.6V$	9			

TIMING CHARACTERISTICS

($V_{CC} = +2.2V$ to $+3.6V$, $V_L = +1.62V$ to $+3.2V$, $C_{I/OV} \leq 15pF$, $C_{I/OVCC} \leq 15pF$, $R_{SOURCE} = 150\Omega$, $EN = V_L$, I/O V_L to I/O $V_{CC_}$ rise/fall time = 3ns, $T_A = -40^\circ C$ to $+85^\circ C$, unless otherwise noted. Typical values are at $V_{CC} = +3.3V$, $V_L = 1.8V$ and $T_A = +25^\circ C$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
I/O $V_{CC_}$, CLK_VCC Rise Time	t_{RVCC}	$R_S = 150\Omega$, $C_{I/OVCC} = 10pF$, $C_{CLK_VCC} = 10pF$, push-pull drivers (Figure 1)			2.5	ns
I/O $V_{CC_}$, CLK_VCC Fall Time	t_{FVCC}	$R_S = 150\Omega$, $C_{I/OVCC} = 10pF$, $C_{CLK_VCC} = 10pF$ (Figures 1, 2)			2.5	ns
I/O V_L , CLK_VL Rise Time	t_{RVL}	$R_S = 150\Omega$, $C_{I/OV} = 15pF$, $C_{CLK_VL} = 15pF$, push-pull drivers (Figure 3)			2.5	ns
I/O V_L , CLK_VL Fall Time	t_{FVL}	$R_S = 150\Omega$, $C_{I/OV} = 15pF$, $C_{CLK_VL} = 15pF$ (Figures 3, 4)			2.5	ns
Propagation Delay (Driving I/O V_L , CLK_VL)	$t_{PVL-VCC}$	$R_S = 150\Omega$, $C_{I/OVCC} = 10pF$, $C_{CLK_VCC} = 10pF$, push-pull drivers (Figure 1)			6.5	ns
Propagation Delay (Driving I/O $V_{CC_}$, CLK_VCC)	$t_{PVCC-VL}$	$R_S = 150\Omega$, $C_{I/OV} = 15pF$, $C_{CLK_VL} = 15pF$, push-pull drivers (Figure 3)			6.5	ns
Channel-to-Channel Skew	t_{SKew}	$R_S = 150\Omega$, $C_{I/OVCC} = 10pF$, $C_{I/OV} = 15pF$			0.8	ns
Propagation Delay from I/O V_L to I/O $V_{CC_}$ after EN	t_{EN-VCC}	$R_{LOAD} = 1M\Omega$, $C_{I/OVCC} = 10pF$ (Figure 5) (MAX13030E-MAX13034E)			5	μs

6-Channel High-Speed Logic-Level Translators

TIMING CHARACTERISTICS (continued)

($V_{CC} = +2.2V$ to $+3.6V$, $V_L = +1.62V$ to $+3.2V$, $C_{I/OV/L} \leq 15pF$, $C_{I/OVCC} \leq 15pF$, $R_{SOURCE} = 150\Omega$, $EN = V_L$, I/O $V_{L_}$ to I/O $V_{CC_}$ rise/fall time = 3ns, $T_A = -40^\circ C$ to $+85^\circ C$, unless otherwise noted. Typical values are at $V_{CC} = +3.3V$, $V_L = 1.8V$ and $T_A = +25^\circ C$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Propagation Delay from I/O $V_{CC_}$ to I/O V_L after EN	t_{EN-VL}	$R_{LOAD} = 1M\Omega$, $C_{I/OV/L} = 15pF$ (Figure 5) (MAX13030E-MAX13034E)		5		μs
Maximum Data Rate		Push-pull operation, $R_{SOURCE} = 150\Omega$, $C_{I/OVCC_} = 10pF$, $C_{I/OV/L_} = 15pF$, $C_{CLK_VCC} = 10pF$, $C_{CLK_VL} = 15pF$	100			Mbps

Note 1: All units are 100% production tested at $T_A = +25^\circ C$. Limits over the operating temperature range are guaranteed by design and not production tested.

Note 2: V_L must be less than or equal to $V_{CC} - 0.2V$ during normal operation. However, V_L can be greater than V_{CC} during startup and shutdown conditions and the part will not latch-up or be damaged.










Note 3: Guaranteed by design.

Note 4: Input thresholds are referenced to the boost circuit.

6-Channel High-Speed Logic-Level Translators

Typical Operating Characteristics







($V_{CC} = 3.3V$, $V_L = 1.8V$, $C_L = 15pF$, $R_{SOURCE} = 150\Omega$, data rate = 100Mbps, push-pull driver, $T_A = +25^\circ C$, unless otherwise noted.)



6-Channel High-Speed Logic-Level Translators

Typical Operating Characteristics (continued)

($V_{CC} = 3.3V$, $V_L = 1.8V$, $C_L = 15pF$, $R_{SOURCE} = 150\Omega$, data rate = 100Mbps, push-pull driver, $T_A = +25^\circ C$, unless otherwise noted.)



6-Channel High-Speed Logic-Level Translators

Pin Description

PIN				NAME	FUNCTION
MAX13030E-MAX13034E		MAX13035E			
UCSP	TQFN	UCSP	TQFN		
A1	4	A1	4	I/O V _L 3	Input/Output 3. Referenced to V _L .
A2	6	A2	6	I/O V _{CC} 3	Input/Output 3. Referenced to V _{CC} .
A3	7	A3	7	I/O V _{CC} 4	Input/Output 4. Referenced to V _{CC} .
A4	9	A4	9	I/O V _L 4	Input/Output 4. Referenced to V _L .
B1	3	B1	3	I/O V _L 2	Input/Output 2. Referenced to V _L .
B2	5	B2	5	I/O V _{CC} 2	Input/Output 2. Referenced to V _{CC} .
B3	8	B3	8	I/O V _{CC} 5	Input/Output 5. Referenced to V _{CC} .
B4	10	B4	10	I/O V _L 5	Input/Output 5. Referenced to V _L .
C1	2	C1	2	V _L	Logic-Supply Voltage, +1.62V to +3.2V. Bypass V _L to GND with a 0.1µF capacitor placed as close as possible to the device.
C2	16	C2	16	V _{CC}	Power-Supply Voltage, +2.2V to +3.6V. Bypass V _{CC} to GND with a 0.1µF ceramic capacitor. For full ESD protection, connect a 1µF ceramic capacitor from V _{CC} to GND as close as possible to the V _{CC} input.
C3	13	C3	13	GND	Ground
C4	11	—	—	EN	Enable Input. Drive EN to GND for shutdown mode, or drive EN to V _L or V _{CC} for normal operation.
D1	1	D1	1	I/O V _L 1	Input/Output 1. Referenced to V _L .
D2	15	D2	15	I/O V _{CC} 1	Input/Output 1. Referenced to V _{CC} .
D3	14	—	—	I/O V _{CC} 6	Input/Output 6. Referenced to V _{CC} .
D4	12	—	—	I/O V _L 6	Input/Output 6. Referenced to V _L .
—	—	C4	11	CLK_RET	Clock Return Output. CLK_RET is the returned signal of a clock applied to CLK_V _L . CLK_RET is referenced to V _L .
—	—	D3	14	CLK_V _{CC}	Translator Channel for a Clock Applied to V _{CC}
—	—	D4	12	CLK_V _L	Translator Channel for a Clock Applied to V _L
—	EP	—	EP	EP	Exposed Paddle. Connect exposed paddle to GND.

6-Channel High-Speed Logic-Level Translators

Test Circuits/Timing Diagrams




Figure 1. Push-Pull Driving I/O V_L _ Test Circuit and Timing




Figure 2. Open-Drain Driving I/O V_L _ Test Circuit and Timing

6-Channel High-Speed Logic-Level Translators

Test Circuits/Timing Diagrams (continued)




Figure 3. Push-Pull Driving I/O $V_{CC_}$ Test Circuit and Timing




Figure 4. Open-Drain Driving I/O $V_{CC_}$ Test Circuit and Timing

6-Channel High-Speed Logic-Level Translators

Test Circuits/Timing Diagrams (continued)




Figure 5. Enable Test Circuit and Timing

6-Channel High-Speed Logic-Level Translators

Detailed Description

The MAX13030E–MAX13035E 6-channel, bidirectional level translators provide the level shifting necessary for 100Mbps data transfer in multivoltage systems. The MAX13030E–MAX13035E are ideally suited for memory card level translation, as well as generic level translation in systems with six channels. Externally applied voltages, V_{CC} and V_L, set the logic levels on either side of the device. Logic signals present on the V_L side of the device appear as a higher voltage logic signal on the V_{CC} side of the device, and vice versa. The MAX13035E features a CLK_RET output that returns the same clock signal applied to the CLK_V_L input.

The MAX13030E–MAX13035E operate at full speed with external drivers that source as little as 4mA output current. Each I/O channel is pulled up to V_{CC} or V_L by an internal 30µA current source, allowing the MAX13030E–MAX13035E to be driven by either push-pull or open-drain drivers.

The MAX13030E–MAX13034E feature an enable (EN) input that places the device into a low-power shutdown mode when driven low. The MAX13030E–MAX13035E features an automatic shutdown mode that disables the part when V_{CC} is less than V_L. The state of I/O V_{CC}_ and I/O V_L_ during shutdown is chosen by selecting the appropriate part version (see *Ordering Information/Selector Guide*).

The MAX13030E–MAX13035E accept V_{CC} voltages from +2.2V to +3.6V and V_L voltages from +1.62V to +3.2V.

Level Translation

For proper operation, ensure that $+2.2V \leq V_{CC} \leq +3.6V$, and $+1.62V \leq V_L \leq V_{CC} - 0.2V$. When power is supplied to V_L while V_{CC} is either missing or less than V_L, the MAX13030E–MAX13035E automatically enters a low-power mode. In addition, the MAX13030E–MAX13034E enters a low-power mode if EN = 0V. This allows V_{CC} to be disconnected and still have a known state on I/O V_L_.

The maximum data rate depends heavily on the load capacitance (see the *Typical Operating Characteristics Rise/Fall Times*), output impedance of the driver, and the operating voltage range.

Input Driver Requirements

The MAX13030E–MAX13035E architecture is based on an nMOS pass gate and output accelerator stages (see Figure 6). Output accelerator stages are always in tri-state mode except when there is a transition on any of the translators on the input side, either I/O V_L_, CLK_V_L, I/O V_{CC}_, or CLK_V_{CC}. A short pulse is then generated during which the output accelerator stages become active and charge/discharge the capacitances at the I/Os. Due to its architecture, both input stages become




Figure 6. Simplified Functional Diagram for One I/O Line

active during the one-shot pulse. This can lead to some current feeding into the external source that is driving the translator. However, this behavior helps to speed up the transition on the driven side.

The MAX13030E–MAX13035E have internal current sources capable of sourcing 30µA to pullup the I/O lines. These internal pullup current sources allow the inputs to be driven with open-drain drivers, as well as push-pull drivers. It is not recommended to use external pullup resistors on the I/O lines. The architecture of the MAX13030E–MAX13035E permit either side to be driven with a minimum of 4mA drivers or larger.

Output Load Requirements

The MAX13030E–MAX13035E I/O are designed to drive CMOS inputs. Do not load the I/O lines with a resistive load less than 25kΩ and do not place an RC circuit at the input of these devices to slow down the edges. If a slower rise/fall time is required, refer to the MAX3000E/MAX3001E logic-level translator datasheet. For I²C level translation, refer to the MAX3372E–MAX3379E/MAX3390E–MAX3393E datasheet.

Shutdown Mode

The MAX13030E–MAX13034E feature an enable (EN) input that places the device into a low-power shutdown mode when driven low. The MAX13030E–MAX13035E features an automatic shutdown mode that disables the part when V_{CC} is missing or less than V_L.

6-Channel High-Speed Logic-Level Translators

Clock Return (CLK_RET)

The MAX13035E features a CLK_RET output that returns the clock signal applied to CLK_VL. CLK_VL and CLK_VCC are identical to the other I/O channels, the only difference being that CLK_VCC is internally tied to the VCC side of CLK_RET (see the *Functional Diagram*).

Application Information

Layout Recommendations

Use standard high-speed layout practices when laying out a board with the MAX13030E–MAX13035E. For example, to minimize line coupling, place all other signal lines not connected to the MAX13030E–MAX13035E at least 1x the substrate height of the PCB away from the input and output lines of the MAX13030E–MAX13035E.

Power-Supply Decoupling

To reduce ripple and the chance of introducing data errors, bypass VL and VCC to ground with 0.1 μ F ceramic capacitors. Place all capacitors as close as possible to the power-supply inputs. For full ESD protection, bypass VCC with a 1 μ F ceramic capacitor located as close as possible to the VCC input.

Unidirectional vs. Bidirectional Level Translator

The MAX13030E–MAX13035E bidirectional level translators can operate as a unidirectional device to translate signals without inversion. These devices provide the smallest solution (UCSP package) for unidirectional level translation without inversion.

Use with External Pullup/Pulldown Resistors

Due to the architecture of the MAX13030E–MAX13035E, it is not recommended to use external pullup or pulldown resistors on the bus. In certain applications, the use of external pullup or pulldown resistors is desired to have a known bus state when there is no active driver on the bus. For example, this may happen when interfacing to a memory card slot with no memory card inserted. The MAX13030E–MAX13035E include internal pullup current sources that set the bus state when the device is enabled. In shutdown mode, the state of I/O VCC_ and I/O VL_ is dependent on the selected part version (see *Ordering Information/Selector Guide* for further information).

Open-Drain Signaling

The MAX13030E–MAX13035E are designed to pass open-drain as well as CMOS push-pull signals. When used with open-drain signaling, the rise time is dominated by the interaction of the internal pullup current source and the parasitic load capacitance. The MAX13030E–MAX13035E include internal rise time accelerators to speed up transitions, eliminating any need for external pullup resistors.

SD Card Detection

SD, MiniSD, MMC and similar types of cards provide detection of a card through a pullup resistor on one of the DAT lines, or by use of a mechanical switch. This pullup resistor is internal to the memory card itself. The MAX13030E–MAX13035E only support detection of a memory card through a mechanical switch, and it is recommended that the internal resistor for card detection be switched off by the command interface. For example, when using SD cards, the command SET_CLR_CARD_DETECT (ACMD42) disables this resistor.

UCSP Applications Information


For the latest application details on UCSP construction, dimensions, tape carrier information, PCB techniques, bump-pad layout, and recommended reflow temperature profiles, as well as the latest information on reliability testing results, go to Maxim's web site at www.maxim-ic.com/ucsp to find the Application Note: *UCSP – A Wafer-Level Chip-Scale Package*.

Chip Information

Process: BiCMOS

6-Channel High-Speed Logic-Level Translators


Functional Diagram



6-Channel High-Speed Logic-Level Translators


Pin Configurations

TOP VIEW




*CONNECT EXPOSED PADDLE TO GROUND

TOP VIEW
(BUMPS ON BOTTOM)




TOP VIEW




*CONNECT EXPOSED PADDLE TO GROUND

TOP VIEW
(BUMPS ON BOTTOM)



6-Channel High-Speed Logic-Level Translators

Typical Operating Circuits (continued)



Ordering Information/Selector Guide (continued)

PART	PIN-PACKAGE	I/O V _L STATE DURING SHUTDOWN	I/O V _{CC} STATE DURING SHUTDOWN	PKG CODE
MAX13031EEBE+*	16 UCSP	High impedance	16.5kΩ to V _{CC}	B16-1
MAX13031EEETE+*	16 TQFN-EP**	High impedance	16.5kΩ to V _{CC}	T1644-4
MAX13032EEBE+	16 UCSP	High impedance	16.5kΩ to GND	B16-1
MAX13032EEETE+	16 TQFN-EP**	High impedance	16.5kΩ to GND	T1644-4
MAX13033EEBE+*	16 UCSP	16.5kΩ to GND	High impedance	B16-1
MAX13033EEETE+*	16 TQFN-EP**	16.5kΩ to GND	High impedance	T1644-4
MAX13034EEBE+*	16 UCSP	16.5kΩ to GND	16.5kΩ to GND	B16-1
MAX13034EEETE+*	16 TQFN-EP**	16.5kΩ to GND	16.5kΩ to GND	T1644-4
MAX13035EEBE+	16 UCSP	75kΩ to V _L	High impedance	B16-1
MAX13035EEETE+	16 TQFN-EP**	75kΩ to V _L	High impedance	T1644-4

Note: All devices are specified over the -40°C to +85°C operating temperature range.


+Denotes a lead-free package.

**EP = Exposed paddle.

6-Channel High-Speed Logic-Level Translators

Package Information


(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



6-Channel High-Speed Logic-Level Translators

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



COMMON DIMENSIONS									
PKG	12L 4x4	16L 4x4	20L 4x4	24L 4x4	28L 4x4				
REF.	MIN.	NORM.	MAX.	MIN.	NORM.	MAX.	MIN.	NORM.	MAX.
A	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80
A1	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05
A2	0.20	REF	0.20	REF	0.20	REF	0.20	REF	0.20
b	0.85	0.90	0.95	0.25	0.30	0.35	0.20	0.25	0.30
D	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10
E	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10
e	0.80	REF	0.65	BSC	0.70	BSC	0.70	BSC	0.70
k	0.25	—	—	0.25	—	—	0.25	—	—
L	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50
N	12	16	20	24	28				
ND	3	4	5	6	7				
NE	3	4	5	6	7				
V _{GND}	V _{GND}	V _{GND}	V _{GND} -1	V _{GND} -2	V _{GND}				

EXPOSED PAD VARIATIONS									
PKG		D2	E2	DOWN BONDS ALLOWED					
CODES		MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.
T1244-3		1.95	2.0	2.25	1.95	2.0	2.25	YES	
T1244-4		1.95	2.0	2.25	1.95	2.0	2.25	NO	
T1644-3		1.95	2.0	2.25	1.95	2.0	2.25	YES	
T1644-4		1.95	2.0	2.25	1.95	2.0	2.25	NO	
T2044-2		1.95	2.0	2.25	1.95	2.0	2.25	YES	
T2044-3		1.95	2.0	2.25	1.95	2.0	2.25	NO	
T2444-2		1.95	2.10	2.25	1.95	2.10	2.25	YES	
T2444-3		2.45	2.60	2.63	2.45	2.60	2.63	YES	
T2444-4		2.45	2.60	2.63	2.45	2.60	2.63	NO	
T2844-1		2.50	2.60	2.70	2.50	2.60	2.70	NO	

- NOTES:
1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
 2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
 3. N IS THE TOTAL NUMBER OF TERMINALS.
 4. THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JEDEC JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
 5. DIMENSION b APPLIES TO METALIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERMINAL TIP.
 6. ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
 7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
 8. COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
 9. DRAWING CONFORMS TO JEDEC MO220, EXCEPT FOR T2444-3, T2444-4 AND T2844-1.
 10. MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.
 11. COPLANARITY SHALL NOT EXCEED 0.08mm
 12. WARPAGE SHALL NOT EXCEED 0.10mm
 13. LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION "e", ±0.05.
 14. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.

DRAWING NOT TO SCALE-

EXPOSED PAD VARIATIONS									
PKG		D2	E2	DOWN BONDS ALLOWED					
CODES		MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.
T1244-3		1.95	2.0	2.25	1.95	2.0	2.25	YES	
T1244-4		1.95	2.0	2.25	1.95	2.0	2.25	NO	
T1644-3		1.95	2.0	2.25	1.95	2.0	2.25	YES	
T1644-4		1.95	2.0	2.25	1.95	2.0	2.25	NO	
T2044-2		1.95	2.0	2.25	1.95	2.0	2.25	YES	
T2044-3		1.95	2.0	2.25	1.95	2.0	2.25	NO	
T2444-2		1.95	2.10	2.25	1.95	2.10	2.25	YES	
T2444-3		2.45	2.60	2.63	2.45	2.60	2.63	YES	
T2444-4		2.45	2.60	2.63	2.45	2.60	2.63	NO	
T2844-1		2.50	2.60	2.70	2.50	2.60	2.70	NO	

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

18 **Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600**

© 2007 Maxim Integrated Products

MAXIM is a registered trademark of Maxim Integrated Products, Inc.

MAX13030E, MAX13031E*, MAX13032E, MAX13033E*, MAX13034E*, MAX13035E

6-Channel High-Speed Logic-Level Translators

High-Speed (100Mbps), 6-Channel Translators Compatible with 4mA Drivers

*** Future Product**

- For automatic e-mail on new parts in this product line, [subscribe to EE-Mail](#)

[QuickView](#)[Technical Documents](#)[Ordering Info](#)[More Information](#)[All](#)

Ordering Information

Notes:

- Other options and links for purchasing parts are listed at: <http://www.maxim-ic.com/sales>.
- Didn't Find What You Need?** Ask our applications engineers. Expert assistance in finding parts, usually within one business day.
- Part number suffixes: T or T&R = tape and reel; + = RoHS/lead-free; # = RoHS/lead-exempt. More: See[Full Data Sheet](#) or [Part Naming Conventions](#).
- * Some packages have variations, listed on the drawing. "PkgCode/Variation" tells which variation the product uses.

Devices: 1-12 of 12

MAX13030E	Free Sample	Buy	Package: TYPE PINS FOOTPRINT DRAWING CODE/VAR *	Temp	RoHS/Lead-Free? Materials Analysis
MAX13030EEETE+T			THIN QFN;16 pin;17 mm Dwg: 21-0139G (PDF) Use pkgcode/variation: T1644+4*	-40C to +85C	RoHS/Lead-Free: Lead Free Materials Analysis
MAX13030EEETE+			THIN QFN;16 pin;17 mm Dwg: 21-0139G (PDF) Use pkgcode/variation: T1644+4*	-40C to +85C	RoHS/Lead-Free: Lead Free Materials Analysis
MAX13030EEBE+			UCSP;16 pin;4 mm Dwg: 21-0101H (PDF) Use pkgcode/variation: B16+1*	-40C to +85C	RoHS/Lead-Free: Lead Free Materials Analysis
MAX13030EEBE+T			UCSP;16 pin;4 mm Dwg: 21-0101H (PDF) Use pkgcode/variation: B16+1*	-40C to +85C	RoHS/Lead-Free: Lead Free Materials Analysis
MAX13032E	Free Sample	Buy	Package: TYPE PINS FOOTPRINT DRAWING CODE/VAR *	Temp	RoHS/Lead-Free? Materials Analysis
MAX13032EEETE+T			THIN QFN;16 pin;17 mm Dwg: 21-0139G (PDF) Use pkgcode/variation: T1644+4*	-40C to +85C	RoHS/Lead-Free: Lead Free Materials Analysis
MAX13032EEETE+			THIN QFN;16 pin;17 mm Dwg: 21-0139G (PDF) Use pkgcode/variation: T1644+4*	-40C to +85C	RoHS/Lead-Free: Lead Free Materials Analysis
MAX13032EEBE+			UCSP;16 pin;4 mm Dwg: 21-0101H (PDF) Use pkgcode/variation: B16+1*	-40C to +85C	RoHS/Lead-Free: Lead Free Materials Analysis
MAX13032EEBE+T			UCSP;16 pin;4 mm Dwg: 21-0101H (PDF) Use pkgcode/variation: B16+1*	-40C to +85C	RoHS/Lead-Free: Lead Free Materials Analysis
MAX13035E	Free Sample	Buy	Package: TYPE PINS FOOTPRINT DRAWING CODE/VAR *	Temp	RoHS/Lead-Free? Materials Analysis

MAX13035EEETE+T			THIN QFN;16 pin;17 mm Dwg: 21-0139G (PDF) Use pkgcode/variation: T1644+4*	-40C to +85C	RoHS/Lead-Free: Lead Free Materials Analysis
MAX13035EEETE+			THIN QFN;16 pin;17 mm Dwg: 21-0139G (PDF) Use pkgcode/variation: T1644+4*	-40C to +85C	RoHS/Lead-Free: Lead Free Materials Analysis
MAX13035EEBE+T			UCSP;16 pin;4 mm Dwg: 21-0101H (PDF) Use pkgcode/variation: B16+1*	-40C to +85C	RoHS/Lead-Free: Lead Free Materials Analysis
MAX13035EEBE+			UCSP;16 pin;4 mm Dwg: 21-0101H (PDF) Use pkgcode/variation: B16+1*	-40C to +85C	RoHS/Lead-Free: Lead Free Materials Analysis

Didn't Find What You Need?

- Next Day Product Selection Assistance from Applications Engineers
- Parametric Search
- Applications Help

QuickView

Description
Key Features
Applications/Uses
Key Specifications
Diagram

Technical Documents

Data Sheet
Application Notes
Design Guides
Engineering Journals
Reliability Reports
Software/Models
Evaluation Kits

Ordering Info

Price and Availability
Samples
Buy Online
Package Information
Lead-Free Information

More Information

Related Products
Notes and Comments
Evaluation Kits

Document Ref.: 19-0626; Rev 0; 2007-02-12
This page last modified: 2007-02-12

CONTACT US: [SEND US AN EMAIL](#)

Copyright 2007 by Maxim Integrated Products, Dallas Semiconductor • [Legal Notices](#) • [Privacy Policy](#)