SLLS044D - NOVEMBER 1988 - REVISED DECEMBER 1999

- Bidirectional Transceiver
- Meets or Exceeds the Requirements of TIA/EIA-422-B, TIA/EIA-485-A, and ITU Recommendation V.11
- High-Speed Advanced Low-Power Schottky Circuitry
- Low Skew . . . 6 ns Max
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- Low Supply-Current Requirements . . . 30 mA Max
- Wide Positive and Negative Input/Output Bus-Voltage Ranges
- Driver Output Capacity . . . ±60 mA
- Thermal-Shutdown Protection
- Driver Positive and Negative Current Limiting
- Receiver Input Impedances . . . 12 kΩ Min
- Receiver Input Sensitivity . . . ±200 mV Max
- Receiver Input Hysteresis . . . 120 mV Typ
- Fail Safe . . . High Receiver Output With Inputs Open
- Operates From a Single 5-V Supply
- Glitch-Free Power-Up and Power-Down Protection
- Interchangeable With National DS3695 and DS3695A

#### description

The TL3695 differential bus transceiver is designed for bidirectional data communication on multipoint bus-transmission lines. It is designed for balanced transmission lines and meets TIA/EIA-422-B, TIA/EIA-485-A, and ITU Recommendation V.11.

The TL3695 combines a 3-state differential line driver and a differential input line receiver, both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, which can be externally connected together to function as a directional control. The driver differential outputs and the receiver differential inputs are connected internally to form a differential input/output (I/O) bus port that is designed to offer minimum loading to the bus when the driver is disabled or  $V_{CC} = 0$ . This port features wide positive and negative common-mode voltage ranges, making the device suitable for party line applications.

The TL3695 is characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



D OR P PACKAGE (TOP VIEW)						
RE DE DE	1 2 3 4	Ο	8 7 6 5	V <sub>CC</sub>   B   A   GND		

1

SLLS044D - NOVEMBER 1988 - REVISED DECEMBER 1999

#### **AVAILABLE OPTIONS**

	PACKAGED DEVICES			
T <sub>A</sub>	SMALL OUTLINE	PLASTIC DIP		
	(D)	(P)		
0°C to 70°C	TL3695D	TL3695P		

The D package is available taped and reeled. Add the suffix R to device type (e.g., TL3695DR).

#### **Function Tables**

D	R	I١	Έ	R	


INPUT	ENABLE	OUTI	PUTS
D	DE	Α	В
Н	Н	Н	L
L	Н	L	н
х	L	Z	Z

H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off)

RECEIVER					
DIFFERENTIAL INPUTS A – B	ENABLE RE	OUTPUT R			
$V_{ID} \ge 0.2 V$	L	Н			
$-0.2 \text{ V} < \text{V}_{\text{ID}} < 0.2 \text{ V}$	L	?			
$V_{ID} \leq -0.2 V$	L	L			
Х	н	Z			
Inputs open	L	н			


H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off)

### logic symbol<sup>†</sup>




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# logic diagram (positive logic)





SLLS044D - NOVEMBER 1988 - REVISED DECEMBER 1999



#### schematic of inputs and outputs

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC</sub> (see Note 1)	
Voltage range at any bus terminal	–10 V to 15 V
Enable input voltage, V <sub>I</sub>	5.5 V
Operating free-air temperature range, T <sub>A</sub>	0°C to 70°C
Package thermal impedance, $\theta_{JA}$ (see Note 2): D package	97°C/W
PW package	85°C/W
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C
Storage temperature range, T <sub>stg</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential I/O bus voltage, are with respect to network ground terminal.

2. The package thermal impedance is calculated in accordance with JESD 51.



SLLS044D - NOVEMBER 1988 - REVISED DECEMBER 1999

# recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	Supply voltage, V <sub>CC</sub>		5	5.25	V
Voltage at any bus terminal (separately or common mode), $V_{\rm I}$ or $V_{\rm IC}$				12	v
				-7	V
High-level Input voltage, V <sub>IH</sub>	D, DE, and $\overline{RE}$	2			V
Low-level Input voltage, VIL	D, DE, and $\overline{RE}$			0.8	V
Differential input voltage, VID (see Note 3)				±12	V
	Driver			- 60	mA
igh-level output current, I <sub>OH</sub>	Receiver			- 400	μA
	Driver			60	
.ow-level output current, I <sub>OL</sub>	Receiver			8	mA
Operating free-air temperature, T <sub>A</sub>				70	°C

NOTE 3: Differential input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.



SLLS044D - NOVEMBER 1988 - REVISED DECEMBER 1999

### **DRIVER SECTION**

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS <sup>†</sup>		MIN	TYP‡	MAX	UNIT
V <sub>IK</sub>	Input clamp voltage	I <sub>I</sub> = – 18 mA	l <sub>I</sub> = – 18 mA			-1.5	V
Vo	Output voltage	I <sub>O</sub> = 0		0		6	V
V <sub>OD1</sub>	Differential output voltage	I <sub>O</sub> = 0		1.5		5	V
V <sub>OD2</sub>	Differential output voltage	R <sub>L</sub> = 100 Ω,	See Figure 1	1/2 V <sub>OD1</sub> or 2§			v
		R <sub>L</sub> = 54 Ω,	See Figure 1	1.5	2.5	5	V
V <sub>OD3</sub>	Differential output voltage	$V_{\text{test}} = -7 \text{ V}$ to 12 V,	See Figure 2	1.5		5	V
$\Delta  V_{OD} $	Change in magnitude of differential output voltage¶					±0.2	V
V <sub>OC</sub>	Common-mode output voltage	R <sub>L</sub> = 54 Ω,	See Figure 1			3	V
$\Delta  V_{OC} $	Change in magnitude of common-mode output voltage <sup>¶</sup>					±0.2	V
		Output disabled,	V <sub>O</sub> = 12 V			1	
lo	Output current	See Note 4	$V_0 = -7 V$			-0.8	mA
I <sub>IH</sub>	High-level input current	V <sub>1</sub> = 2.4 V				20	μA
IIL	Low-level input current	$V_{I} = 0.4 V$				-200	μA
		$V_{O} = -6 V$				-250	
	Chart airauit autaut aurrant#	V <sub>O</sub> = 0			- 150		mA
los	Short-circuit output current#	$V_{O} = V_{CC}$				250	
		V <sub>O</sub> = 8 V				250	
1	Supply ourrant	No load	Outputs enabled		23	50	mA
I <sub>CC</sub>	Supply current	NU IUAU	Outputs disabled		19	35	IIIA

<sup>†</sup> The power-off measurement in TIA/EIA-422-B applies to disabled outputs only and is not applied to combined inputs and outputs.

<sup>‡</sup> All typical values are at  $V_{CC} = 5$  V and  $T_A = 25^{\circ}C$ .

 $\$  The minimum V\_{OD2} with a 100- $\Omega$  load is either 1/2 V\_{OD1} or 2 V, whichever is greater.

 $||_{\Delta} |V_{OD}|$  and  $\Delta |V_{OC}|$  are the changes in magnitude of  $V_{OD}$  and  $V_{OC}$ , respectively, that occur when the input is changed from a high level to a low level.

<sup>#</sup> Duration of the short circuit should not exceed one second for this test.

NOTE 4: This applies for power on and power off. Refer to TIA/EIA-485-A for exact conditions. The TIA/EIA-422-B limit does not apply for a combined driver and receiver terminal.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature

PARAMETER		TEST CONDITIONS			MIN	TYP‡	MAX	UNIT
t <sub>d(OD)</sub>	Differential-output delay time					8	22	ns
	Skew ( t <sub>d(ODH)</sub> – t <sub>d(ODL)</sub>  )	$C_{L1} = C_{L2} = 100 \text{ pF},$	R <sub>L</sub> = 60 Ω,	See Figure 3		1	8	ns
t <sub>t(OD)</sub>	Differential output transition time					8	18	ns
t <sub>PZH</sub>	Output enable time to high level	C <sub>L</sub> = 100 pF,	R <sub>L</sub> = 500 Ω,	See Figure 4			50	ns
t <sub>PZL</sub>	Output enable time to low level	C <sub>L</sub> = 100 pF,	R <sub>L</sub> = 500 Ω,	See Figure 5			50	ns
t <sub>PHZ</sub>	Output disable time from high level	C <sub>L</sub> = 15 pF,	$R_L = 500 \ \Omega$ ,	See Figure 4		8	30	ns
t <sub>PLZ</sub>	Output disable time from low level	C <sub>L</sub> = 15 pF,	$R_L = 500 \ \Omega$ ,	See Figure 5		8	30	ns

<sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25°C.



SLLS044D - NOVEMBER 1988 - REVISED DECEMBER 1999

	SYMBOL EQUIVALENTS							
DATA-SHEET PARAMETER	TIA/EIA-422-B	TIA/EIA-485-A						
Vo	V <sub>oa</sub> , V <sub>ob</sub>	V <sub>oa</sub> , V <sub>ob</sub>						
V <sub>OD1</sub>	Vo	V <sub>o</sub>						
V <sub>OD2</sub>	V <sub>t</sub> (R <sub>L</sub> = 100 Ω)	$V_t (R_L = 54 \Omega)$						
V <sub>OD3</sub>		V <sub>t</sub> (test termination measurement 2)						
V <sub>test</sub>		V <sub>tst</sub>						
$\Delta  V_{OD} $	$  V_t  -  \overline{V}_t  $	$   V_t  -  \overline{V}_t   $						
V <sub>OC</sub>	V <sub>os</sub>	V <sub>os</sub>						
$\Delta  V_{OC} $	V <sub>os</sub> – V <sub>os</sub>	V <sub>os</sub> – V <sub>os</sub>						
I <sub>OS</sub>	I <sub>sa</sub>  ,    I <sub>sb</sub>							
Io	I <sub>xa</sub>  ,   I <sub>xb</sub>	l <sub>ia</sub> , l <sub>ib</sub>						

### **RECEIVER SECTION**

# electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST C	TEST CONDITIONS		TYP <sup>†</sup>	MAX	UNIT
$V_{\text{IT+}}$	Positive-going input threshold voltage	V <sub>O</sub> = 2.7 V,	$I_{O} = -0.4 \text{ mA}$			0.2	V
$V_{IT-}$	Negative-going input threshold voltage	V <sub>O</sub> = 0.5 V,	I <sub>O</sub> = 8 mA	-0.2‡			V
V <sub>hys</sub>	Hysteresis voltage (V <sub>IT+</sub> -V <sub>IT-</sub> )	$V_{OC} = 0$			70		mV
V <sub>IK</sub>	Enable-input clamp voltage	I <sub>I</sub> = – 18 mA				-1.5	V
V <sub>OH</sub>	High-level output voltage	$V_{ID}$ = 200 mV or in $I_{OH}$ = -400 $\mu$ A,	$V_{ID} = 200 \text{ mV}$ or inputs open, $I_{OH} = -400 \ \mu\text{A}$ , See Figure 6				v
		$V_{ID} = -200 \text{ mV},$	I <sub>OL</sub> = 16 mA			0.5	
V <sub>OL</sub>	Low-level output voltage	See Figure 6	I <sub>OL</sub> = 8 mA			0.45	V
I <sub>OZ</sub>	High-impedance-state output current	$V_{O} = 0.4 \text{ V to } 2.4 \text{ V}$	$V_0 = 0.4 V \text{ to } 2.4 V$			±20	μA
		Other input = 0,	V <sub>I</sub> = 12 V			1	
1 <sub>1</sub>	Line input current	See Note 5	$V_{I} = -7 V$			-0.8	mA
I <sub>IH</sub>	High-level enable-input current	V <sub>IH</sub> = 2.7 V				20	μA
IIL	Low-level enable-input current	V <sub>IL</sub> = 0.4 V				-100	μA
r <sub>l</sub>	Input resistance			12			kΩ
I <sub>OS</sub>	Short-circuit output current§	V <sub>O</sub> = 0		-15		-85	mA
	Quantu aurrant	Nalaad	Outputs enabled		23	50	
Icc	Supply current	No load	Outputs disabled		19	35	mA

<sup>†</sup> All typical values are at  $V_{CC} = 5$  V and  $T_A = 25^{\circ}C$ .

<sup>‡</sup> The algebraic convention, in which the less positive (more negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.

§ Duration of the short circuit should not exceed one second for this test.

NOTE 5: This applies for power on and power off. Refer to TIA/EIA-485-A for exact conditions.



SLLS044D - NOVEMBER 1988 - REVISED DECEMBER 1999

switching characteristics over recommended ranges of supply voltage and operating free-air temperature range,  $C_L = 15 \text{ pF}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low- to high-level output	$V_{ID} = -1.5 \text{ V}$ to 1.5 V,		14	37	ns
t <sub>PHL</sub>	Propagation delay time, high- to low-level output	See Figure 7		14	37	ns
t <sub>PZH</sub>	Output enable time to high level			7	20	ns
t <sub>PZL</sub>	Output enable time to low level	See Figure 8		7	20	ns
t <sub>PHZ</sub>	Output disable time from high level			7	16	ns
t <sub>PLZ</sub>	Output disable time from low level	See Figure 8		8	16	ns

<sup>†</sup> All typical values are at  $V_{CC} = 5$  V and  $T_A = 25^{\circ}C$ .

### PARAMETER MEASUREMENT INFORMATION






Figure 1. Driver V<sub>OD</sub> and V<sub>OC</sub>







NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle, t<sub>r</sub>  $\leq$  6 ns, t<sub>f</sub>  $\leq$  6 ns, Z<sub>O</sub> = 50  $\Omega$ .







SLLS044D - NOVEMBER 1988 - REVISED DECEMBER 1999

#### **S1** $\cap$ 3 V 0 V to 3 V Output 1.5 V Input 1.5 V 0 V $\mathbf{C}_{\mathsf{L}}$ $R_L = 500 \ \Omega$ 0.5 V (see Note A) t<sub>PZH</sub> Generator ≶ **50** Ω 🖈 v<sub>он</sub> (see Note B) 2.3 V Output V<sub>off</sub> ≈0 V t<sub>PHZ</sub> – **TEST CIRCUIT VOLTAGE WAVEFORMS**

PARAMETER MEASUREMENT INFORMATION

- NOTES: A. CL includes probe and jig capacitance.
  - B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle, t<sub>r</sub>  $\leq$  10 ns, t<sub>f</sub>  $\leq$  10 ns, Z<sub>O</sub> = 50  $\Omega$ .






- NOTES: A. CL includes probe and jig capacitance.
  - B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle, t<sub>r</sub>  $\leq$  10 ns, t<sub>f</sub>  $\leq$  10 ns, Z<sub>Q</sub> = 50  $\Omega$ .

#### Figure 5. Driver Test Circuit and Voltage Waveforms



SLLS044D - NOVEMBER 1988 - REVISED DECEMBER 1999

#### PARAMETER MEASUREMENT INFORMATION




- NOTES: A.  $C_L$  includes probe and jig capacitance.
  - B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle, t<sub>r</sub>  $\leq$  10 ns, t<sub>f</sub>  $\leq$  10 ns, Z<sub>O</sub> = 50  $\Omega$ .

Figure 7. Receiver Test Circuit and Voltage Waveforms



SLLS044D - NOVEMBER 1988 - REVISED DECEMBER 1999




#### **VOLTAGE WAVEFORMS**

- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle, t<sub>r</sub>  $\leq$  10 ns, t<sub>f</sub>  $\leq$  10 ns, Z<sub>Q</sub> = 50  $\Omega$ .





SLLS044D - NOVEMBER 1988 - REVISED DECEMBER 1999




#### **TYPICAL CHARACTERISTICS<sup>†</sup>**



<sup>†</sup> Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.



SLLS044D - NOVEMBER 1988 - REVISED DECEMBER 1999




### **TYPICAL CHARACTERISTICS<sup>†</sup>**

<sup>†</sup> Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.




SLLS044D - NOVEMBER 1988 - REVISED DECEMBER 1999



#### **TYPICAL CHARACTERISTICS<sup>†</sup>**

<sup>†</sup> Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.

#### APPLICATION INFORMATION



NOTE A: The line should be terminated at both ends in its characteristic impedance (R<sub>T</sub> = Z<sub>O</sub>). Stub lengths off the main line should be kept as short as possible.

Figure 18. Typical Application Circuit





### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	. ,		_		-		(6)	( )			
TL3695D	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TL3695	
TL3695DR	LIFEBUY	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TL3695	
TL3695DRG4	LIFEBUY	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TL3695	
TL3695P	LIFEBUY	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	TL3695P	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(<sup>5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

### TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are n	ominal
-----------------------	--------


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL3695DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

5-Jan-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TL3695DR	SOIC	D	8	2500	340.5	336.1	25.0



www.ti.com

5-Jan-2022

## TUBE



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
TL3695D	D	SOIC	8	75	507	8	3940	4.32
TL3695P	Р	PDIP	8	50	506	13.97	11230	4.32

# **D0008A**



# **PACKAGE OUTLINE**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- This dimension does not include interlead flash.
  Reference JEDEC registration MS-012, variation AA.



# D0008A

# **EXAMPLE BOARD LAYOUT**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# D0008A

# **EXAMPLE STENCIL DESIGN**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated