## MACH435-12/15/20, Q-20/25

#### **Lattice Semiconductor**

## **High-Density EE CMOS Programmable Logic**

#### DISTINCTIVE CHARACTERISTICS

- 84 Pins in PLCC
- 128 Macrocells
- 12 ns tpp
- 83.3 MHz f<sub>CNT</sub>
- 70 Inputs with pull-up resistors
- 64 Outputs
- 192 Flip-flops
  - 128 Macrocell flip-flops
  - 64 Input flip-flops
- Up to 20 product terms per function, with XOR

#### **■** Flexible clocking

- Four global clock pins with selectable edges
- Asynchronous mode available for each macrocell
- 8 "PAL33V16" blocks
- Input and output switch matrices for high routability
- **■** Fixed, predictable, deterministic delays
- Pin compatible with MACH130, MACH131, MACH230, and MACH231

#### **GENERAL DESCRIPTION**

The MACH435 is a member of our high-performance EE CMOS MACH 4 family. This device has approximately twelve times the macrocell capability of the popular PAL22V10, with significant density and functional features that the PAL22V10 does not provide.

The MACH435 consists of eight PAL blocks interconnected by a programmable central switch matrix. The central switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently. Routability is further enhanced by an input switch matrix and an output switch matrix. The input switch matrix provides input signals with alternative paths into the central switch matrix; the output switch matrix provides flexibility in assigning macrocells to I/O pins.

The MACH435 has macrocells that can be configured as synchronous or asynchronous. This allows designers to implement both synchronous and asynchronous logic

together on the same device. The two types of design can be mixed in any proportion, since the selection on each macrocell affects only that macrocell.


Up to 20 product terms per function can be assigned. It is possible to allocate some product terms away from a macrocell without losing the use of that macrocell for logic generation.

The MACH435 macrocell provides either registered or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type, T-type, J-K, or S-R to help reduce the number of product terms used. The flip-flop can also be configured as a latch. The register type decision can be made by the designer or by the software.

All macrocells can be connected to an I/O cell through the output switch matrix. The output switch matrix makes it possible to make significant design changes while minimizing the risk of pinout changes.


Publication# 17469 Rev. E Amendment/0 Issue Date: May 1995

#### **BLOCK DIAGRAM**



## CONNECTION DIAGRAM Top View

#### **PLCC**



17469E-2

Note:

Pin-compatible with MACH130, MACH131, MACH230, and MACH231

#### **PIN DESIGNATIONS**


CLK/I = Clock or Input

GND = Ground I = Input

I/O = Input/Output  $V_{CC}$  = Supply Voltage

## ORDERING INFORMATION Commercial Products

Programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations		
MACH435-12		
MACH435-15		
MACH435-20	JC	
MACH435Q-20		
MACH435Q-25		

-25 = 25 ns tpd

#### **Valid Combinations**

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult your local sales office to confirm availability of specific valid combinations and to check on newly released combinations.

#### **FUNCTIONAL DESCRIPTION**

The MACH435 consists of eight PAL blocks connected by a central switch matrix. There are 64 I/O pins and 6 dedicated input pins feeding the central switch matrix. These signals are distributed to the eight PAL blocks for efficient design implementation. There are 4 global clock pins that can also be used as dedicated inputs.

All inputs and I/O pins have built-in pull-up resistors. While it is always good design practice to tie unused pins high, the pull-up resistors provide design security and stability in the event that unused pins are left disconnected.

#### The PAL Blocks

Each PAL block in the MACH435 (Figure 1) contains a clock generator, a 90-product-term logic array, a logic allocator, 16 macrocells, an output switch matrix, 8 I/O cells, and an input switch matrix. The central switch matrix feeds each PAL block with 33 inputs. This makes the PAL block look effectively like an independent "PAL33V16" with 8 to 16 buried macrocells.

In addition to the logic product terms, individual output enable product terms and two PAL block initialization product term are provided. Each I/O pin can be individually enabled. All flip-flops that are in the synchronous mode within a PAL block are initialized together by either of the PAL block initialization product terms.

## The Central Switch Matrix and Input Switch Matrix

The MACH435 central switch matrix is fed by the input switch matrices in each PAL block. Each PAL block provides 16 internal feedback signals, 8 registered input signals, and 8 I/O pin signals to the input switch matrix. Of these 32 signals, 24 decoded signals are provided to the central switch matrix by the input switch matrix. The central switch matrix distributes these signals back to the PAL blocks in a very efficient manner that provides for high performance. The design software automatically configures the input and central switch matrices when fitting a design into the device.

#### The Clock Generator

Each PAL block has a clock generator that can generate four clock signals for use throughout the PAL block. These four signals are available to all macrocells and I/O cells in the PAL block, whether in synchronous or asynchronous mode. The clock generator chooses the four signals from the eight possible signals given by the true and complement versions of the four global clock pin signals.

#### The Product-Term Array

The MACH435 product-term array consists of 80 product terms for logic use, eight product terms for output enable use, and two product terms for global PAL block initialization. Each macrocell has a nominal allocation of 5 product terms for logic, although the logic allocator allows for logic redistribution. Each I/O pin has its own individual output enable term. The initialization product terms provide asynchronous reset or preset to synchronous-mode macrocells in the PAL block.

#### The Logic Allocator

The logic allocator in the MACH435 takes the 80 logic product terms and allocates them to the 16 macrocells as needed. Each macrocell can be driven by up to 20 product terms if in synchronous mode, or 18 product terms if in asynchronous mode. When product terms are routed away from a macrocell, it is possible to route all 5 product terms away, which precludes the use of the macrocell for logic generation; or it is possible to route only 4 product terms away, leaving one for simple function generation. The design software automatically configures the logic allocator when fitting the design into the device.

The logic allocator also provides an exclusive-OR gate. This gate allows generation of combinatorial exclusive-OR logic, such as comparison or addition. It allows registered exclusive-OR functions, such as CRC generation, to be implemented more efficiently. It also makes in possible to emulate all flip-flop types with a D-type flip-flop. Register type emulation is automatically handled by the design software.

Table 1 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 1 for cluster and macrocell numbers.

**Table 1. Logic Allocation** 

Macrocell	Available Clusters
M0	C0, C1, C2
M1	C0, C1, C2, C3
M2	C1, C2, C3, C4
M3	C2, C3, C4, C5
M4	C3, C4, C5, C6
M5	C4, C5, C6, C7
M6	C5, C6, C7, C8
M7	C6, C7, C8, C9
M8	C7, C8, C9, C10
M9	C8, C9, C10, C11
M10	C9, C10, C11, C12
M11	C10, C11, C12, C13
M12	C11, C12, C13, C14
M13	C12, C13, C14, C15
M14	C13, C14, C15
M15	C14, C15

### The Macrocell and Output Switch Matrix

The MACH435 has 16 macrocells, half of which can drive I/O pins; this selection is made by the output switch matrix. Each macrocell can drive one of four I/O cells. The allowed combinations are shown in Table 2. Please refer to Figure 1 for macrocell and I/O pin numbers.

**Table 2. Output Switch Matrix Combinations** 

Macrocell	Routable to I/O Pins
M0, M1	1/05, 1/06, 1/07, 1/00
M2, M3	I/O6, I/O7, I/O0, I/O1
M4, M5	I/O7, I/O0, I/O1, I/O2
M6, M7	I/O0, I/O1, I/O2, I/O3
M8, M9	I/O1, I/O2, I/O3, I/O4
M10, M11	I/O2, I/O3, I/O4, I/O5
M12, M13	I/O3, I/O4, I/O5, I/O6
M14, M15	I/O4, I/O5, I/O6, I/O7
I/O Pin	Available Macrocells
I/O0	M0, M1, M2, M3, M4, M5, M6, M7
I/O1	M2, M3, M4, M5, M6, M7, M8, M9
I/O2	M4, M5, M6, M7, M8, M9, M10, M11
I/O3	M6, M7, M8, M9, M10, M11, M12, M13
I/O4	M8, M9, M10, M11, M12, M13, M14, M15
I/O5	M10, M11, M12, M13, M14, M15, M0, M1
I/O6	M12, M13, M14, M15, M0, M1, M2, M3
1/07	M14, M15, M0, M1, M2, M3, M4, M5

The macrocells can be configured as registered, latched, or combinatorial. In combination with the logic allocator, the registered configuration can be any of the standard flip-flop types. The macrocell provides internal feedback whether configured with or without the flip-flop, and whether or not the macrocell drives an I/O cell.

The flip-flop clock depends on the mode selected for the macrocell. In synchronous mode, any of the PAL block clocks generated by the Clock Generator can be used. In asynchronous mode, the additional choice of either edge of an individual product-term clock is available.

Initialization can be handled as part of a bank of macrocells via the PAL block initialization terms if in synchronous mode, or individually if in asynchronous mode. In synchronous mode, one of the PAL block product terms is available each for preset and reset. The swap function determines which product term drives which function. This allows initialization polarity compatibility with the MACH 1 and 2 series. In asynchronous mode, one product term can be used either to drive reset or preset.

#### The I/O Cell

The I/O cell in the MACH435 consists of a three-state buffer and an input flip-flop. The I/O cell is driven by one of the macrocells, as selected by the output switch matrix. Each I/O cell can take its input from one of eight macrocells. The three-state buffer is controlled by an individual product term. The input flip-flop can be configured as a register or latch. Both the direct I/O signal and the registered/latched signal are available to the input switch matrix, and can be used simultaneously if desired.




Figure 1. MACH435 PAL Block

#### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature –65°	C to +150°C
Ambient Temperature with Power Applied55°	C to +125°C
Supply Voltage with Respect to Ground0.5	V to +7.0 V
DC Input Voltage0.5 V to	Vcc +0.5 V
DC Output or	
I/O Pin Voltage –0.5 V to	V <sub>CC</sub> +0.5 V
Static Discharge Voltage	2001 V
Latchup Current	
$(T_A = 0^{\circ}C \text{ to } +70^{\circ}C)$	200 mA

#### **OPERATING RANGES**

#### Commercial (C) Devices

Temperature (T <sub>A</sub> ) Operating in Free Air 0°C to +70°C
Supply Voltage (Vcc) with Respect to Ground +4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

### DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Voн	Output HIGH Voltage	I <sub>OH</sub> = -3.2 mA, V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	2.4			V
VoL	Output LOW Voltage	I <sub>OL</sub> = 24 mA, V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 1)			0.5	V
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 2)	2.0			V
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 2)			0.8	V
I <sub>IH</sub>	Input HIGH Leakage Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (Note 3)			10	μΑ
IIL	Input LOW Leakage Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (Note 3)			-100	μΑ
I <sub>OZH</sub>	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 3)}$			10	μΑ
lozL	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 3)			-100	μΑ
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 4)	-30		-160	mA
Icc	Supply Current (Typical)	$V_{IN}$ = 0 V, Outputs Open (I <sub>OUT</sub> = 0 mA) $V_{CC}$ = 5.0 V, f =25 MHz, $T_A$ = 25°C (Note 5)		255		mA

### **CAPACITANCE (Note 6)**

Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 2.0 \text{ V}$	$V_{CC} = 5.0 \text{ V}, T_A = 25^{\circ}\text{C},$	6	pF
Соит	Output Capacitance	V <sub>OUT</sub> = 2.0 V	f = 1 MHz	8	pF

- 1. Total IoL for one PAL block should not exceed 128 mA.
- 2. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- 3. I/O pin leakage is the worst case of  $I_{IL}$  and  $I_{OZL}$  (or  $I_{IH}$  and  $I_{OZH}$ ).
- 4. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.  $V_{OUT} = 0.5 \text{ V}$  has been chosen to avoid test problems caused by tester ground degradation.
- 5. Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and capable of being loaded, enabled, and reset.
- 6. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

## **SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 1)**

Parameter				-1	12	
Symbol	Parameter Description			Min	Max	Unit
tpD	Input, I/O, or Feedback to Combinator	rial Output		3	12	ns
tsa	Setup Time from Input, I/O, or D-type		5		ns	
	Feedback to Product Term Clock	Feedback to Product Term Clock T-type		6		ns
tha	Register Data Hold Time Using Produ	ct Term Clock		5		ns
tcoa	Product Term Clock to Output			4	14	ns
twLA	Draduat Tarm Clask Width		LOW	8		ns
twна	Product Term, Clock Width	HIGH		8		ns
		F. 15 " 1	D-type	52.6		MHz
		External Feedback	T-type	50		MHz
f <sub>MAXA</sub>	Maximum Frequency Using Product Term		D-type	58.8		MHz
	Clock (Note 2)	Internal Feedback (f <sub>CNTA</sub> )	T-type	55.6		MHz
		No Feedback (Note 3)		62.5		MHz
tss	Setup Time from Input, I/O, or Feedba		D-type	7		ns
	to Global Clock		T-type	8		ns
t <sub>HS</sub>	Register Data Hold Time Using Globa	I Clock		0		ns
tcos	Global Clock to Output			2	8	ns
twls	Clabal Clask Width		LOW	6		ns
twns	Global Clock Width		HIGH	6		ns
		F. 15 " .	D-type	66.7		MHz
	Maximum Frequency	External Feedback	T-type	62.5		MHz
fmaxs	Using Global	D-type	83.3		MHz	
	Clock (Note 2)	Internal Feedback (fcnta)	T-type	76.9		MHz
		No Feedback (Note 3)	•	83.3		MHz
tsla (	Setup Time from Input, I/O, or Feedba Product Term Clock	ack to		5		ns
thla	Latch Data Hold Time Using Product	Term Clock		5		ns
t <sub>GOA</sub>	Product Term Gate to Output				16	ns
tgwa	Product Term Gate Width LOW (for Logor HIGH (for HIGH transparent)	OW transparent)		6		ns
tsls	Setup Time from Input, I/O, or Feedba	ack to Global Gate		8		ns
thus	Latch Data Hold Time Using Global G	ate		0		ns
t <sub>GOS</sub>	Gate to Output				10	ns
tgws	Global Gate Width LOW (for LOW transparent) or HIGH (for HIGH transparent)		6		ns	
t <sub>PDL</sub>	Input, I/O, or Feedback to Output Through Transparent Input or Output Latch				14	ns
tsır	Input Register Setup Time			2		ns
t <sub>HIR</sub>	Input Register Hold Time			3		ns
tico	Input Register Clock to Combinatorial	Output			18	ns

### **SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 1)** (continued)

Parameter			-12		
Symbol	mbol Parameter Description			Max	Unit
tics	Input Register Clock to Output Register Setup	D-type	9		ns
		T-type	10		ns
twicl		LOW	6		ns
twich	Input Register Clock Width	HIGH	6		ns
f <sub>MAXIR</sub>	Maximum Input Register Frequency		83.3		MHz
t <sub>SIL</sub>	Input Latch Setup Time		2		ns
thiL	Input Latch Hold Time		3		ns
t <sub>IGO</sub>	Input Latch Gate to Combinatorial Output			16	ns
tigoL	Input Latch Gate to Output Through Transparent Output Latch			18	ns
tslla	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Product Term Output Latch Gate		4		ns
tigsa	Input Latch Gate to Output Latch Setup Using Product Term Output Latch Gate		4		ns
tslls	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Global Output Latch Gate		9		ns
tigss	Input Latch Gate to Output Latch Setup Using Global Output Latch Gate		9		ns
twigL	Input Latch Gate Width LOW		6		ns
tpdll	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches			16	ns
tar	Asynchronous Reset to Registered or Latched Output			16	ns
t <sub>ARW</sub>	Asynchronous Reset Width (Note 1)		12		ns
tarr	Asynchronous Reset Recovery Time (Note 1)		10		ns
tap	Asynchronous Preset to Registered or Latched Output			16	ns
t <sub>APW</sub>	Asynchronous Preset Width (Note 1)		12		ns
tapr	Asynchronous Preset Recovery Time (Note 1)		8		ns
t <sub>EA</sub>	Input, I/O, or Feedback to Output Enable		2	12	ns
ter	Input, I/O, or Feedback to Output Disable		2	12	ns

- See Switching Test Circuit at the end of this Data Book for test conditions.
   These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.
- 3. This parameter does not apply to flip-flops in the emulated mode since the feedback path is required for emulation.

#### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature –65°C to +150°C Ambient Temperature
with Power Applied –55°C to +125°C
Supply Voltage with Respect to Ground0.5 V to +7.0 V
DC Input Voltage0.5 V to V <sub>CC</sub> +0.5 V
DC Output or
I/O Pin Voltage $\dots -0.5 \text{ V}$ to Vcc +0.5 V
Static Discharge Voltage 2001 V
Latchup Current ( $T_A = 0$ °C to $+70$ °C) 200 mA
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### **OPERATING RANGES**

#### Commercial (C) Devices

Temperature (T <sub>A</sub> ) Operating in Free Air 0°C to +70°C
Supply Voltage (Vcc) with Respect to Ground +4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -3.2$ mA, $V_{CC} = Min$ $V_{IN} = V_{IH}$ or $V_{IL}$	2.4			٧
Vol	Output LOW Voltage	$I_{OL} = 24$ mA, $V_{CC} = Min$ $V_{IN} = V_{IH}$ or $V_{IL}$ (Note 1)			0.5	٧
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 2)	2.0			V
$V_{IL}$	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 2)			0.8	٧
I <sub>IH</sub>	Input HIGH Leakage Current	$V_{IN} = 5.25 \text{ V}, V_{CC} = \text{Max (Note 3)}$			10	μΑ
l <sub>IL</sub>	Input LOW Leakage Current	$V_{IN} = 0 \text{ V}, V_{CC} = \text{Max (Note 3)}$			-100	μΑ
l <sub>OZH</sub>	Off-State Output Leakage Current HIGH	$V_{OUT}$ = 5.25 V, $V_{CC}$ = Max $V_{IN}$ = $V_{IH}$ or $V_{IL}$ (Note 3)			10	μΑ
lozL	Off-State Output Leakage Current LOW	$V_{OUT} = 0 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 3)}$			-100	μΑ
Isc	Output Short-Circuit Current	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max (Note 4)	-30		-160	mA
Icc	Supply Current	$V_{IN}$ = 0 V, Outputs Open (I <sub>OUT</sub> = 0 mA), V <sub>CC</sub> = 5.0 V, f =25 MHz, T <sub>A</sub> = 25°C (Note 5)		255		mA

## **CAPACITANCE** (Note 6)

Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
CIN	Input Capacitance	V <sub>IN</sub> = 2.0 V	$V_{CC} = 5.0 \text{ V}, T_A = 25^{\circ}\text{C},$	6	pF
Соит	Output Capacitance	$V_{OUT} = 2.0 \text{ V}$	f = 1 MHz	8	pF

- 1. Total IoL for one PAL block should not exceed 128 mA.
- 2. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- 3. I/O pin leakage is the worst case of I<sub>I</sub>L and I<sub>OZL</sub>(or I<sub>I</sub>H and I<sub>OZ</sub>H).
- 4. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.  $V_{OUT} = 0.5 \text{ V}$  has been chosen to avoid test problems caused by tester ground degradation.
- 5. Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL Block and capable of being loaded, enabled, and reset. An actual I<sub>CC</sub> value can be calculated by using the "Typical Dynamic I<sub>CC</sub> Characteristics" Chart towards the end of this data sheet.
- 6. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

## **SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 1)**

Parameter			-15 -20			20			
Symbol	Parameter Des	cription			Min	Max	Min	Max	Unit
t <sub>PD</sub>	Input, I/O, or Fe (Note 2)	eedback to Combinate	orial Output		3	15	3	20	ns
tsa	Setup Time from	m Input I/O or		D-type	8		10		ns
-5/1		oduct Term Clock		T-type	9		11		ns
tha	Register Data F	ata Hold Time Using Product Term Clock		8		10		ns	
tcoa		Clock to Output (Note		•	4	18	4	22	ns
twla			/	LOW	9		12		ns
twha	Product Term, (	Clock Width		HIGH	9		12		ns
				D-type	38.5		31.2		MH:
	Maximum	External Feedback	1/(tsa + tcoa)	T-type	37		30.3		MH:
	Frequency	D-type	47.6		37		MH		
f <sub>MAXA</sub>	Using Product Term Clock	Internal Feedback (	(fcnta)	T-type	45.4		35.7		MH
	(Note 3)	No Feedback (Note 4)	1/(twla + twha)	Т-туре	55.6		41.7		MH
tss	0 . 7. (	,		D-type	10		13		ns
	Setup Time from to Global Clock	Time from input, i/O, or Feedback		11		14		ns	
t <sub>HS</sub>	Register Data F	Data Hold Time Using Global Clock		0		0		ns	
tcos	Global Clock to Output (Note 2)		2	10	2	12	ns		
twls	LOW		6		8		ns		
twhs	Global Clock W	/idth HIGH		6		8		ns	
				D-type	50		40		МН
		External Feedback	1/(tss + tcos)	T-type	47.6		38.5		МН
f <sub>MAXS</sub>	Maximum Frequency			D-type	66.6		50		МН
INIAAS	Using Global	Internal Feedback (	(fcnts)	T-type	62.5		47.6		МН
	Clock (Note 3)	No Feedback (Note 4)	1/(t <sub>WLS</sub> + t <sub>WHS</sub> )	1 type	83.3		62.5		МН
tsla	Setup Time from	m Input, I/O, or Feedb	oack to		8		10		ns
t <sub>HLA</sub>	Latch Data Hold	d Time Using Product	t Term Clock		8		10		ns
t <sub>GOA</sub>	Product Term G	Sate to Output (Note 2	2)			19		22	ns
tgwa		Gate Width LOW (for I GH transparent)	LOW transpare	nt)	9		12		ns
tsls	Setup Time fror	m Input, I/O, or Feedb	oack to Global (	Gate	10		13		ns
t <sub>HLS</sub>	Latch Data Hold	d Time Using Global	Gate		0		0		ns
tgos	Gate to Output (Note 2)			11		12	ns		
t <sub>GWS</sub>	Global Gate Width LOW (for LOW transparent) or HIGH (for HIGH transparent)		6		8		ns		
t <sub>PDL</sub>		edback to Output Th out or Output Latch	rough			17		22	ns
tsir	Input Register S	Setup Time			2		2		ns
t <sub>HIR</sub>	Input Register H	Hold Time			4		5		ns
tico	Input Register (	Clock to Combinatoria	al Output			20		25	ns

## **SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 1) (continued)**

Parameter			_	15	-20			
Symbol	Parameter Description			Min	Max	Min	Max	Unit
tics	Input Register Clock to Output Regist	er Setup	D-type	15		20		ns
			T-type	16		21		ns
twicl			LOW	6		8		ns
twich	Input Register Clock Width		HIGH	6		8		ns
fmaxir	Maximum Input Register Frequency	1/(t <sub>WICL</sub> + t	wich)	83.3		62.5		MHz
tsıL	Input Latch Setup Time	•		2		2		ns
tHIL	Input Latch Hold Time			4		5		ns
tigo	Input Latch Gate to Combinatorial Ou	tput			20		25	ns
tigol	Input Latch Gate to Output Through Transparent Output Latch			22		27	ns	
tslla	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Product Term Output Latch Gate		10		12		ns	
tigsa	Input Latch Gate to Output Latch Setup Using Product Term Output Latch Gate		14		19		ns	
tslls	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Global Output Latch Gate		12		16		ns	
tigss	Input Latch Gate to Output Latch Sete Output Latch Gate	up Using Glo	bal	16		21		ns
twigl	Input Latch Gate Width LOW			6		8		ns
tPDLL	Input, I/O, or Feedback to Output Thro Input and Output Latches	ough Transp	arent		19		24	ns
tar	Asynchronous Reset to Registered or	· Latched Ou	ıtput		20		25	ns
tarw	Asynchronous Reset Width (Note 3)			15		20		ns
tarr	Asynchronous Reset Recovery Time	(Note 3)		15		20		ns
tap	Asynchronous Preset to Registered of	r Latched O	utput		20		25	ns
tapw	Asynchronous Preset Width (Note 3)			15		20		ns
tapr	Asynchronous Preset Recovery Time	(Note 3)		15		20		ns
tea	Input, I/O, or Feedback to Output Ena	ıble (Note 2)		2	15	2	20	ns
ter	Input, I/O, or Feedback to Output Dis	able (Note 2	)	2	15	2	20	ns

- 1. See Switching Test Circuit at the end of this Data Book for test conditions.
- 2. Parameters measured with 32 outputs switching.
- 3. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.
- 4. This parameter does not apply to flip-flops in the emulated mode since the feedback path is required for emulation.

#### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature –65°C to +150°C Ambient Temperature
with Power Applied –55°C to +125°C
Supply Voltage with
Respect to Ground0.5 V to +7.0 V
DC Input Voltage0.5 V to Vcc +0.5 V
DC Output or
I/O Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current
$(T_A = 0^{\circ}C \text{ to } +70^{\circ}C) \dots 200 \text{ mA}$

#### **OPERATING RANGES**

#### Commercial (C) Devices

Temperature (T <sub>A</sub> ) Operating in Free Air 0°C to +70°C
Supply Voltage (Vcc) with Respect to Ground +4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

### DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Voн	Output HIGH Voltage	I <sub>OH</sub> = -3.2 mA, V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	2.4			V
VoL	Output LOW Voltage	I <sub>OL</sub> = 24 mA, V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 1)			0.5	V
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 2)	2.0			V
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 2)			0.8	V
I <sub>IH</sub>	Input HIGH Leakage Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (Note 3)			10	μΑ
lıL	Input LOW Leakage Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (Note 3)			-100	μΑ
I <sub>OZH</sub>	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 3)}$			10	μΑ
lozL	Off-State Output Leakage Current LOW	V <sub>OUT</sub> = 0 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 3)			-100	μΑ
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 4)	-30		-160	mA
Icc	Supply Current (Typical)	$V_{IN}$ = 0 V, Outputs Open (I <sub>OUT</sub> = 0 mA) $V_{CC}$ = 5.0 V, f =25 MHz, $T_A$ = 25°C (Note 5)		115		mA

### **CAPACITANCE (Note 6)**

Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 2.0 V	$V_{CC} = 5.0 \text{ V}, T_A = 25^{\circ}\text{C},$	6	pF
Соит	Output Capacitance	V <sub>OUT</sub> = 2.0 V	f = 1 MHz	8	pF

- 1. Total IoL for one PAL block should not exceed 128 mA.
- 2. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- 3. I/O pin leakage is the worst case of  $I_{IL}$  and  $I_{OZL}$  (or  $I_{IH}$  and  $I_{OZH}$ ).
- 4. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.  $V_{OUT} = 0.5 \text{ V}$  has been chosen to avoid test problems caused by tester ground degradation.
- 5. Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and capable of being loaded, enabled, and reset.
- 6. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

## **SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 1)**

Parameter				-2	20	
Symbol	Parameter Description			Min	Max	Unit
t <sub>PD</sub>	Input, I/O, or Feedback to Combinate	orial Output		3	20	ns
t <sub>SA</sub>	Setup Time from Input, I/O, or		D-type	10		ns
	Feedback to Product Term Clock		T-type	11		ns
tha	Register Data Hold Time Using Prod	uct Term Clock	•	16		ns
tcoa	Product Term Clock to Output	roduct Term Clock to Output			22	ns
t <sub>WLA</sub>	D 1 1 T 01 1 M 1		LOW	12		ns
twна	Product Term, Clock Width		HIGH	12		ns
			D-type	33.3		MHz
	Maximum Frequency	External Feedback	T-type	37.2		MHz
f <sub>MAXA</sub>	Using Product Term		D-type	35.7		MHz
	Clock (Note 2)	Internal Feedback (fcnta)	T-type	34.5		MHz
		No Feedback (Note 3)		41.7		MHz
tss	Setup Time from Input, I/O, or Feedb	D tuno		13		ns
	to Global Clock	T-type		14		ns
t <sub>HS</sub>	Register Data Hold Time Using Glob	d Time Using Global Clock		0		ns
tcos	Global Clock to Output			2	12	ns
twls		LOW		8		ns
twhs	Global Clock Width		HIGH	8		ns
	Maximum Frequency Using Global Clock (Note 2)	External Feedback	D-type	40.0		MHz
			T-type	38.5		MHz
f <sub>MAXS</sub>		_	D-type	47.6		MHz
		Internal Feedback (f <sub>CNTA</sub> )	T-type	43.5		MHz
		No Feedback (Note 3)	•	62.5		MHz
tsla	Setup Time from Input, I/O, or Feedb Product Term Clock	pack to		8		ns
t <sub>HLA</sub>	Latch Data Hold Time Using Product	Term Clock		8		ns
t <sub>GOA</sub>	Product Term Gate to Output				22	ns
tgwa	Product Term Gate Width LOW (for I or HIGH (for HIGH transparent)	_OW transparent)		12		ns
tsls	Setup Time from Input, I/O, or Feedb	eack to Global Gate		13		ns
t <sub>HLS</sub>	Latch Data Hold Time Using Global (	Gate		0		ns
t <sub>GOS</sub>	Gate to Output				12	ns
tgws	Global Gate Width LOW (for LOW transparent) or HIGH (for HIGH transparent)		8		ns	
t <sub>PDL</sub>	Input, I/O, or Feedback to Output The Transparent Input or Output Latch	rough			22	ns
tsir	Input Register Setup Time			2		ns
t <sub>HIR</sub>	Input Register Hold Time			4		ns
tico	Input Register Clock to Combinatoria	al Output			22	ns

## **SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 1)** (continued)

Parameter			-2	20	
Symbol	Parameter Description		Min	Max	Unit
tics	Input Register Clock to Output Register Setup	D-type	15		ns
		T-type	17		ns
twicl	Input Dogistor Clock Width	LOW	8		ns
twich	Input Register Clock Width	HIGH	8		ns
f <sub>MAXIR</sub>	Maximum Input Register Frequency		62.5		MHz
tsıL	Input Latch Setup Time		2		ns
thiL	Input Latch Hold Time		2.5		ns
t <sub>IGO</sub>	Input Latch Gate to Combinatorial Output			22	ns
tigoL	Input Latch Gate to Output Through Transparent Output Latch			24	ns
tslla	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Product Term Output Latch Gate		12		ns
tigsa	Input Latch Gate to Output Latch Setup Using Product Term Output Latch Gate		10		ns
tslls	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Global Output Latch Gate		15		ns
tigss	Input Latch Gate to Output Latch Setup Using Global Output Latch Gate		15		ns
twigL	Input Latch Gate Width LOW or HIGH		8		ns
tpdll	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches			24	ns
tar	Asynchronous Reset to Registered or Latched Output			25	ns
t <sub>ARW</sub>	Asynchronous Reset Width (Note 1)		20		ns
tarr	Asynchronous Reset Recovery Time (Note 1)		15		ns
tap	Asynchronous Preset to Registered or Latched Output			25	ns
tapw	Asynchronous Preset Width (Note 1)		20		ns
tapr	Asynchronous Preset Recovery Time (Note 1)		15		ns
t <sub>EA</sub>	Input, I/O, or Feedback to Output Enable		2	20	ns
ter	Input, I/O, or Feedback to Output Disable		2	20	ns

- See Switching Test Circuit at the end of this Data Book for test conditions.
   These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.
- 3. This parameter does not apply to flip-flops in the emulated mode since the feedback path is required for emulation.

#### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature –65°C to +150°C
Ambient Temperature with Power Applied
Supply Voltage with Respect to Ground0.5 V to +7.0 V
DC Input Voltage0.5 V to V <sub>CC</sub> +0.5 V
DC Output or I/O Pin Voltage0.5 V to Vcc +0.5 V
Static Discharge Voltage 2001 V
Latchup Current $(T_A = 0^{\circ}C \text{ to } +70^{\circ}C) \dots 200 \text{ mA}$

#### **OPERATING RANGES**

#### Commercial (C) Devices

Temperature (T <sub>A</sub> ) Operating in Free Air 0°C to +70°C
Supply Voltage (Vcc) with Respect to Ground +4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

### DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = \text{Min}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			V
$V_{OL}$	Output LOW Voltage	$I_{OL} = 24 \text{ mA}, V_{CC} = \text{Min}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 1)}$			0.5	V
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 2)	2.0			V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 2)			0.8	V
Іін	Input HIGH Leakage Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (Note 3)			10	μΑ
l <sub>IL</sub>	Input LOW Leakage Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (Note 3)			-100	μΑ
l <sub>OZH</sub>	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 3)}$			10	μА
l <sub>OZL</sub>	Off-State Output Leakage Current LOW	V <sub>OUT</sub> = 0 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 3)			-100	μА
I <sub>SC</sub>	Output Short-Circuit Current	$V_{OUT} = 0.5 \text{ V}, V_{CC} = \text{Max (Note 4)}$	-30		-160	mA
lcc	Supply Current	$V_{\text{IN}}$ = 0 V, Outputs Open ( $I_{\text{OUT}}$ = 0 mA), $V_{\text{CC}}$ = 5.0 V, f=25 MHz, $T_{\text{A}}$ = 25°C, (Note 5)		115		mA

### **CAPACITANCE** (Note 1)

Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 2.0 \text{ V}$	$V_{CC} = 5.0 \text{ V}, T_A = 25^{\circ}\text{C},$	6	pF
Соит	Output Capacitance	V <sub>OUT</sub> = 2.0 V	f = 1 MHz	8	pF

- 1. Total IoL for one PAL block should not exceed 128 mA.
- 2. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- 3. I/O pin leakage is the worst case of  $I_{IL}$  and  $I_{OZL}$  (or  $I_{IH}$  and  $I_{OZH}$ ).
- 4. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.  $V_{OUT} = 0.5 \text{ V}$  has been chosen to avoid test problems caused by tester ground degradation.
- 5. Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL Block and capable of being loaded, erased, and reset. An actual I<sub>CC</sub> value can be calculated by using the "Typical Dynamic I<sub>CC</sub> Characteristics" Chart towards the end of the this data sheet.
- 6. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

## **SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 1)**

Parameter					-2	-25		
Symbol				Min	Max	Unit		
t <sub>PD</sub>	Input, I/O, or Feedback to Combinatorial Output (Note 2)			3	25	ns		
tsa	Setup Time from Input, I/O, or D-type			18		ns		
	Feedback to Pr	oduct Term Clock		T-type	19		ns	
t <sub>HA</sub>	Register Data H	lold Time Using Prod	uct Term Clock	·	18		ns	
tcoa	Product Term C	Clock to Output (Note	2)		4	28	ns	
t <sub>WLA</sub>	Product Term, (	Clock Width		LOW	19		ns	
twha	Troduct reini, v	SIOCK VVIOLIT		HIGH	19		ns	
		External Feedback	1//tax + taa.)	D-type	21.7		MHz	
	Maximum	External Feedback	1/(tsa + tcoa)	T-type	21.3		MHz	
f <sub>MAXA</sub>	Frequency Using Product	Internal Foodbook	<b>f</b> \	D-type	24.4		MHz	
	Term Clock	Internal Feedback (	ICNTA)	T-type	23.8		MHz	
	(Note 3)	No Feedback (Note 4)	1/(twla + twha)	1	26.3		MHz	
tss	Setup Time fro	m Input I/O or Foods			20		ns	
	to Global Clock	rom Input, I/O, or Feedback		T-type	21		ns	
t <sub>HS</sub>	Register Data H	lold Time Using Glob	al Clock	1	0		ns	
tcos	Global Clock to Output (Note 2)			2	12	ns		
twLs	LOW		LOW	8		ns		
twns	Global Clock W	JOCK WIGHT		HIGH	8		ns	
	Maximum Frequency Using Global Inte	External Feedback	1/(tss + tcos)	D-type	31.3		MHz	
				T-type	30.3		MHz	
f <sub>MAXS</sub>				D-type	37		MHz	
		Internal Feedback (f <sub>CNTS</sub> )	T-type	35.7		MHz		
	Clock (Note 3)	No Feedback (Note 4)	1/(tss + tнs)	1 . 3/2-5	50		MHz	
t <sub>SLA</sub>	Setup Time from Input, I/O, or Feedback to Product Term Clock			18		ns		
t <sub>HLA</sub>	Latch Data Hold	d Time Using Product	Term Clock		18		ns	
tgoa		Sate to Output (Note 2	<u>′</u>			29	ns	
tgwa		Sate Width LOW (for L GH transparent)	LOW transparent)		19		ns	
tsls	Setup Time from	m Input, I/O, or Feedb	ack to Global Gate		20		ns	
t <sub>HLS</sub>	Latch Data Hold	d Time Using Global (	Gate		0		ns	
tgos	Gate to Output	•				21	ns	
tgws	Global Gate Width LOW (for LOW transparent) or HIGH (for HIGH transparent)		8		ns			
t <sub>PDL</sub>	Input, I/O, or Feedback to Output Through Transparent Input or Output Latch			27	ns			
tsir	Input Register Setup Time		5		ns			
t <sub>HIR</sub>	Input Register Hold Time			5		ns		
tico	Input Register Clock to Combinatorial Output			30	ns			


## **SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 1) (continued)**

Parameter	Parameter Description			-25	
Symbol				Max	Unit
tics	Input Register Clock to Output Register Setup	D-type	25		ns
		T-type	26		ns
twicL	Lagrant Danistan Olay I. Wildlin	LOW	8		ns
twich	Input Register Clock Width	HIGH	8		ns
fmaxir	Maximum Input Register Frequency 1/(twicl + twich)	•	62.5		MHz
tsıL	Input Latch Setup Time		5		ns
tHIL	Input Latch Hold Time		5		ns
tigo	Input Latch Gate to Combinatorial Output			30	ns
tigoL	Input Latch Gate to Output Through Transparent Output Latch			32	ns
tslla	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Product Term Output Latch Gate				ns
tigsa	Input Latch Gate to Output Latch Setup Using Product Term Output Latch Gate				ns
tslls	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Global Output Latch Gate				ns
tigss	Input Latch Gate to Output Latch Setup Using Global Output Latch Gate				ns
twigL	Input Latch Gate Width LOW or HIGH		8		ns
tPDLL	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches			29	ns
tar	Asynchronous Reset to Registered or Latched Output			30	ns
tarw	Asynchronous Reset Width (Note 3)		25		ns
tarr	Asynchronous Reset Recovery Time (Note 3)		25		ns
tap	Asynchronous Preset to Registered or Latched Output			30	ns
tapw	Asynchronous Preset Width (Note 3)				ns
tapr	Asynchronous Preset Recovery Time (Note 3)				ns
tea	Input, I/O, or Feedback to Output Enable (Note 2)			25	ns
ter	Input, I/O, or Feedback to Output Disable (Note 2)	2	25	ns	

- 1. See Switching Test Circuit at the end of this Data Book for test conditions.
- 2. Parameters measured with 32 outputs switching.
- 3. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.
- 4. This parameter does not apply to flip-flops in the emulated mode since the feedback path is required for emulation.


## TYPICAL CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS

 $V_{CC} = 5.0 \text{ V}, T_{A} = 25^{\circ}\text{C}$ 




17469E-4

**Output, LOW** 




17469E-5



17469E-6

Input

# TYPICAL I<sub>CC</sub> CHARACTERISTICS V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C



The selected "typical" pattern is a 16-bit up/down counter. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

Maximum frequency shown uses internal feedback and a D-type register.

#### TYPICAL THERMAL CHARACTERISTICS


Measured at 25°C ambient. These parameters are not tested.

Parameter			Тур	
Symbol	Parameter Description		PLCC	Unit
θјс	Thermal impedance, junction to case			°C/W
$\theta_{ja}$	Thermal impedance, junction to ambient			°C/W
θjma	Thermal impedance, junction to ambient with air flow 200 lfpm air		17	°C/W
		400 lfpm air	14	°C/W
		600 lfpm air	12	°C/W
		800 lfpm air	10	°C/W


#### Plastic θjc Considerations


The data listed for plastic  $\theta$ jc are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the  $\theta$ jc measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore,  $\theta$ jc tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

#### **SWITCHING WAVEFORMS**





#### **Combinatorial Output**







Latched Output (MACH 2, 3, and 4)






Gate Width (MACH 2, 3, and 4)









- 1.  $V_T = 1.5 V$ .
- 2. Input pulse amplitude 0 V to 3.0 V.
- 3. Input rise and fall times 2 ns-4 ns typical.

## **SWITCHING WAVEFORMS**




Latched Input (MACH 2 and 4)




Latched Input and Output (MACH 2, 3, and 4)

- 1.  $V_T = 1.5 V$ .
- Input pulse amplitude 0 V to 3.0 V.
   Input rise and fall times 2 ns-4 ns typical.

#### **SWITCHING WAVEFORMS**






**Output Disable/Enable** 


- 1.  $V_T = 1.5 V$ .
- 2. Input pulse amplitude 0 V to 3.0 V.
- 3. Input rise and fall times 2 ns-4 ns typical.

#### **KEY TO SWITCHING WAVEFORMS**



KS000010-PAL

#### **SWITCHING TEST CIRCUIT**



			Commercial		Measured
Specification	S <sub>1</sub>	C∟	R <sub>1</sub>	<b>R</b> 2	Output Value
tpd, tco	Closed				1.5 V
t <sub>EA</sub>	$Z \rightarrow H$ : Open $Z \rightarrow L$ : Closed	35 pF	300 Ω	390 Ω	1.5 V
ter	$H \rightarrow Z$ : Open $L \rightarrow Z$ : Closed	5 pF			$H \rightarrow Z: V_{OH} - 0.5 V$ $L \rightarrow Z: V_{OL} + 0.5 V$

<sup>\*</sup>Switching several outputs simultaneously should be avoided for accurate measurement.

#### **ENDURANCE CHARACTERISTICS**


The MACH families are manufactured using our advanced Electrically Erasable process. This technology uses an EE cell to replace the fuse link used in


bipolar parts. As a result, the device can be erased and reprogrammed, a feature which allows 100% testing at the factory.

#### **Endurance Characteristics**

Parameter Symbol	Parameter Description	Min	Units	Test Conditions
		10	Years	Max Storage Temperature
t <sub>DR</sub>	Min Pattern Data Retention Time	20	Years	Max Operating Temperature
N	Max Reprogramming Cycles	100	Cycles	Normal Programming Conditions

## INPUT/OUTPUT EQUIVALENT SCHEMATICS






#### **POWER-UP RESET**

The MACH devices have been designed with the capability to reset during system power-up. Following power-up, all flip-flops will be reset to LOW. The output state will depend on the logic polarity. This feature provides extra flexibility to the designer and is especially valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the synchronous operation of the power-up reset and the

wide range of ways  $V_{\text{CC}}$  can rise to its steady state, two conditions are required to insure a valid power-up reset. These conditions are:

- 1. The Vcc rise must be monotonic.
- 2. Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.

Parameter Symbol	Parameter Descriptions	Max	Unit
t <sub>PR</sub>	Power-Up Reset Time	10	μs
ts	Input or Feedback Setup Time	See Switching	
tw∟	Clock Width LOW	Characteris	stics



17469E-25

**Power-Up Reset Waveform** 

#### **USING PRELOAD AND OBSERVABILITY**

In order to be testable, a circuit must be both controllable and observable. To achieve this, the MACH devices incorporate register preload and observability.

In preload mode, each flip-flop in the MACH device can be loaded from the I/O pins, in order to perform functional testing of complex state machines. Register preload makes it possible to run a series of tests from a known starting state, or to load illegal states and test for proper recovery. This ability to control the MACH device's internal state can shorten test sequences, since it is easier to reach the state of interest.

The observability function makes it possible to see the internal state of the buried registers during test by overriding each register's output enable and activating the output buffer. The values stored in output and buried registers can then be observed on the I/O pins. Without this feature, a thorough functional test would be impossible for any designs with buried registers.


While the implementation of the testability features is fairly straightforward, care must be taken in certain instances to insure valid testing.

One case involves asynchronous reset and preset. If the MACH registers drive asynchronous reset or preset lines and are preloaded in such a way that reset or preset are asserted, the reset or preset may remove the preloaded data. This is illustrated in Figure 2. Care should be taken when planning functional tests, so that states that will cause unexpected resets and presets are not preloaded.

Another case to be aware of arises in testing combinatorial logic. When an output is configured as combinatorial, the observability feature forces the output into registered mode. When this happens, all product terms are forced to zero, which eliminates all combinatorial data. For a straight combinatorial output, the correct value will be restored after the preload or observe function, and there will be no problem. If the function implements a combinatorial latch, however, it relies on feedback to hold the correct value, as shown in Figure 3. As this value may change during the preload or observe operation, you cannot count on the data being correct after the operation. To insure valid testing in these cases, outputs that are combinatorial latches should not be tested immediately following a preload or observe sequence, but should first be restored to a known state.

All MACH 2 devices support both preload and observability.

Contact individual programming vendors in order to verify programmer support.






Figure 2. Preload/Reset Conflict

17469E-26




Figure 3. Combinatorial Latch

17469E-27