SDAS300 – MARCH 1995

- Bidirectional Bus Transceivers in High-Density 20-Pin Packages
- Choice of True or Inverting Logic
- Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic (N) 300-mil DIPs

DEVICE	LOGIC
SN74ALS641A, SN74AS641	True
SN74ALS642A	Inverting

DW OR N PACKAGE (TOP VIEW)									
DIR [1	U 20							
A1 [2	19	OE						
A2 [3	18	B1 B1						
A3 [4	17	B 2						
A4 [5	16	Б] ВЗ						
A5 [6	15	6 B4						
A6 [7	14	B5						
A7 [8	13	B6						
A8 [9	12	2] В7						
GND [10	11	B 8						

description

These octal bus transceivers are designed for asynchronous two-way communication between

data buses. These devices transmit data from the A bus to the B bus or from the B bus to the A bus, depending upon the level at the direction-control (DIR) input. The output-enable (\overline{OE}) input disables the device so that the buses are effectively isolated.

The -1 versions of the SN74ALS641A and SN74ALS642A are identical to the standard versions, except that the recommended maximum I_{OL} is increased to 48 mA in the -1 versions.

The SN74ALS641A, SN74ALS642A, and SN74AS641 are characterized for operation from 0°C to 70°C.

I ONOTION TABLE									
IN	PUTS	OPERATION							
ŌE	DIR	SN74ALS641A SN74AS641	SN74ALS642A						
L	L	B data to A bus	B data to A bus						
L	Н	A data to B bus	A data to B bus						
Н	Х	Isolation	Isolation						


FUNCTION TABLE



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

SDA5300 - MARCH 1995

logic symbols[†]



[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




SN74ALS642A

SDAS300 - MARCH 1995

18

B1

logic diagrams (positive logic)



To Seven Other Transceivers

To Seven Other Transceivers

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC}
Input voltage, VI: All inputs and I/O ports 7 V
Operating free-air temperature range, T _A : SN74ALS641A, SN74ALS642A 0°C to 70°C
Storage temperature range

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN74ALS641A SN74ALS642A			UNIT
		MIN	NOM	MAX	
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
VOH	High-level output voltage			5.5	V
	Law basel as fault as most			24	
IOL	Low-level output current			48‡	mA
TA	Operating free-air temperature	0		70	°C

 \ddagger Applies only to the -1 version and only if V_{CC} is between 4.75 V and 5.25 V



SDAS300 - MARCH 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CC	SN7 SN7	UNIT			
VIK		V _{CC} = 4.5 V,	lj = – 18 mA			-1.5	V
IOH		$V_{CC} = 4.5 V,$	V _{OH} = 5.5 V			0.1	mA
			I _{OL} = 12 mA		0.25	0.4	
VOL		V _{CC} = 4.5 V	I _{OL} = 24 mA		0.35	0.5	V
			I _{OL} = 48 mA‡		0.35	0.5	
Ц	Control inputs	V _{CC} = 5.5 V,	V _I = 7 V			0.1	mA
	Control inputs		V 07V			20	•
Ιн	A or B ports§	V _{CC} = 5.5 V,	V _I = 2.7 V			20	μA
	Control inputs		N 0.4 M			-0.1	
ΊL	A or B ports§	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.1	mA
	017441-00444		Outputs high		25	37	
1	SN74ALS641A	V _{CC} = 5.5 V	Outputs low		33	47	mA
lcc	SN74ALS642A		Outputs high		8	15	ШA
	3N/4AL3042A	V _{CC} = 5.5 V	Outputs low		18	28	

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

 \ddagger Applies only to the -1 version and only if V_{CC} is between 4.75 V and 5.25 V

 $\$ For I/O ports, the parameters IIH and IIL include the off-state output current.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VC CL RL TA	UNIT			
			SN74AL	S641A	SN74ALS642A		1
			MIN	MAX	MIN	MAX	
^t PLH	A D	5.4	5	25	10	30	
^t PHL	A or B	B or A	3	18	5	22	ns
^t PLH	OE	A ca D	8	30	10	30	
^t PHL	ÛE	A or B	8	30	15	38	ns
^t PLH	DIR	A or B	8	32	10	30	
^t PHL	אוט	AUIB	8	32	15	38	ns

¶ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SDAS300 - MARCH 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC}	V
Input voltage, V _I : All inputs and I/O ports	V
Operating free-air temperature range, T _A : SN74AS641 0°C to 70°	С
Storage temperature range	С

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN74AS641			
		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
VOH	High-level output voltage			5.5	V
IOL	Low-level output current			64	mA
TA	Operating free-air temperature	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			SI	1	UNIT		
		TEST CC	TEST CONDITIONS				
VIK		V _{CC} = 4.5 V,	I _I = – 18 mA			-1.2	V
IOH		V _{CC} = 4.5 V,	V _{OH} = 5.5 V			0.1	mA
VOL		V _{CC} = 4.5 V,	I _{OL} = 64 mA		0.35	0.55	V
	Control inputs		V _I = 7 V			0.1	
1j	A or B ports	V _{CC} = 5.5 V	V _I = 5.5 V			0.1	mA
	Control inputs		N 07N			20	
ΊН	A or B ports§	V _{CC} = 5.5 V,	V _I = 2.7 V			70	μΑ
	Control inputs		N 0.4 M			-0.5	
۱ _{IL}	A or B ports§	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.75	mA
			Outputs high		50	82	mA
ICC		V _{CC} = 5.5 V	Outputs low		84	136	ШA

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

§ For I/O ports, the parameters IIH and IIL include the off-state output current.



SDAS300 - MARCH 1995

switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	ТО (OUTPUT)	$V_{CC} = 4.5$ $C_L = 50 \text{ pF}$ $R_L = 680 \Omega$ $T_A = \text{MIN tr}$ SN74/ MIN	UNIT	
^t PLH	4 5		5	21	
^t PHL	A or B	B or A	1	7.5	ns
^t PLH	OE	A	5	21	
^t PHL	OE	A or B	1	9	ns
^t PLH	DIR	A or B	5	22	ns
^t PHL	DIR		1	10	115

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SDAS300 - MARCH 1995

PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR \leq 1 MHz, t_f = t_f = 2 ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74ALS641A-1DW	ACTIVE	SOIC	DW	20	25	RoHS & Green	(6) NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS641A-1	Samples
SN74ALS641A-1DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS641A-1	Samples
SN74ALS641A-1N	ACTIVE	PDIP	Ν	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74ALS641A-1N	Samples
SN74ALS641A-1NSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS641A-1	Samples
SN74ALS641ADW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS641A	Samples
SN74ALS641ADWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS641A	Samples
SN74ALS641AN	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74ALS641AN	Samples
SN74ALS641ANSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS641A	Samples
SN74ALS642A-1DW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS642A-1	Samples
SN74ALS642A-1N	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74ALS642A-1N	Samples
SN74ALS642A-1NSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS642A-1	Samples
SN74AS641DW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	AS641	Samples
SN74AS641N	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74AS641N	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.



PACKAGE OPTION ADDENDUM

10-Dec-2020

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALS641A-1DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74ALS641A-1NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74ALS641ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74ALS641ANSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74ALS642A-1NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

5-Jan-2022




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALS641A-1DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74ALS641A-1NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74ALS641ADWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74ALS641ANSR	SO	NS	20	2000	367.0	367.0	45.0
SN74ALS642A-1NSR	SO	NS	20	2000	367.0	367.0	45.0



www.ti.com

TUBE



- D	-	Aligi	IIIIGI	it y	100	ve	WIG	่มแ

*All dimensions are nominal	

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74ALS641A-1DW	DW	SOIC	20	25	507	12.83	5080	6.6
SN74ALS641A-1N	Ν	PDIP	20	20	506	13.97	11230	4.32
SN74ALS641ADW	DW	SOIC	20	25	507	12.83	5080	6.6
SN74ALS641AN	Ν	PDIP	20	20	506	13.97	11230	4.32
SN74ALS642A-1DW	DW	SOIC	20	25	507	12.83	5080	6.6
SN74ALS642A-1N	N	PDIP	20	20	506	13.97	11230	4.32
SN74AS641DW	DW	SOIC	20	25	507	12.83	5080	6.6
SN74AS641N	Ν	PDIP	20	20	506	13.97	11230	4.32

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated