

# Clock Buffer/Driver

#### **Features**


- Thirteen skew-controlled CMOS clock outputs (SDRAM0:12)
- Supports three SDRAM DIMMs
- Ideal for high-performance systems designed around Intel's latest chip set
- SMBus serial configuration interface
- · Clock Skew between any two outputs is less than 250 ps
- 1- to 5-ns propagation delay
- DC to 133-MHz operation
- Single 3.3V supply voltage
- Low power CMOS design packaged in a 28-pin, 300-mil SOIC (Small Outline Integrated Circuit), 28-pin, 173-mil (Thin Shrink Small Outline Package), and 28-pin, 209-mil SSOP (Small Shrink Outline Package)

#### Overview

The Cypress W40S11-23 is a low-voltage, thirteen-output clock buffer. Output buffer impedance is approximately 15Ω, which is ideal for driving SDRAM DIMMs.

## **Key Specifications**

Supply Voltages:	$V_{DD} = 3.3V \pm 5\%$
Operating Temperature:	0°C to +70°C
Input Threshold:	1.5V typical
Maximum Input Voltage:	V <sub>DD</sub> + 0.5V
Input Frequency:	0 to 133 MHz
BUF_IN to SDRAM0:12 Propaga	ation Delay: 1.0 to 5.0 ns
Output Edge Rate:	≥1.5 V/ns
Output Clock Skew:	±250 ps
Output Duty Cycle:	45/55% worst case
Output Impedance:	15 $\Omega$ typical
Output Type:	CMOS rail-to-rail





## **Pin Definitions**

Pin Name	Pin No.	Pin Type	Pin Description
SDRAM0:12	2,3,6,7,10, 11, 18, 19, 22, 23, 26, 27, 12	0	<b>SDRAM Outputs:</b> Provides buffered copy of BUF_IN. The propagation delay from a rising input edge to a rising output edge is 1 to 5 ns. All outputs are skew controlled to within ± 250 ps of each other.
BUF_IN	9	I	Clock Input: This clock input has an input threshold voltage of 1.5V (typ).
SDATA	14	I/O	<b>SMBus Data Input:</b> Data should be presented to this input as described in the SMBus section of this data sheet. Internal 250-k $\Omega$ pull-up resistor.
SCLOCK	15	I	<b>SMBus Clock Input:</b> The SMBus data clock should be presented to this input as described in the SMBus section of this data sheet. Internal 250-kΩ pull-up resistor.
VDD	1, 5, 13, 20, 24, 28	Р	<b>Power Connection:</b> Power supply for core logic and output buffers. Connected to 3.3V supply.
GND	4, 8, 16, 17, 21, 25	G	<b>Ground Connection:</b> Connect all ground pins to the common system ground plane.

## **Functional Description**

## **Output Drivers**

The W40S11-23 output buffers are CMOS type which deliver a rail-to-rail (GND to  $\rm V_{\rm DD}$ ) output voltage swing into a nominal

capacitive load. Thus output signaling is both TTL and CMOS level compatible. Nominal output buffer impedance is  $15\Omega$ 

## Operation

Data is written to the W40S11-23 in ten bytes of eight bits each. Bytes are written in the order shown in *Table 1*.

Table 1. Byte Writing Sequence

Byte Sequence	Byte Name	Bit Sequence	Byte Description
1	Slave Address	11010010	Commands the W40S11-23 to accept the bits in Data Bytes 0–6 for internal register configuration. Since other devices may exist on the same common serial data bus, it is necessary to have a specific slave address for each potential receiver. The slave receiver address for the W40S11-23 is 11010010. Register setting will not be made if the Slave Address is not correct (or is for an alternate slave receiver).
2	Command Code	Don't Care	Unused by the W40S11-23, bit values are ignored (Don't Care). This byte must be included in the data write sequence to maintain proper byte allocation. The Command Code Byte is part of the standard serial communication protocol and may be used when writing to another addressed slave receiver on the serial data bus.
3	Byte Count	Don't Care	Unused by the W40S11-23, bit values are ignored (Don't Care). This byte must be included in the data write sequence to maintain proper byte allocation. The Byte Count Byte is part of the standard serial communication protocol and may be used when writing to another addressed slave receiver on the serial data bus.
4	Data Byte 0	Refer to Table 2	The data bits in these bytes set internal W40S11-23 registers that control
5	Data Byte 1		device operation. The data bits are only accepted when the Address Byte bit sequence is 11010010, as noted above. For description of bit control
6	Data Byte 2		functions refer to <i>Table 2</i> .
7	Data Byte 3	Don't Care	Refer to Cypress Frequency Timing Generators.
8	Data Byte 4		
9	Data Byte 5		
10	Data Byte 6		



## **Writing Data Bytes**

Each bit in the data bytes control a particular device function. Bits are written MSB (most significant bit) first, which is bit 7.

*Table 2* gives the bit formats for registers located in Data Bytes 0-6.

Table 2. Data Bytes 0–2 Serial Configuration  ${\rm Map}^{[2]}$ 

	Affe	cted Pin		Bit C	ontrol
Bit(s)	Pin No.	Pin Name	Control Function	0	1
Data Byte 0	SDRAM Acti	ve/Inactive Regi	ster (1 = Enable, 0 = Disable)	)	
7	11	SDRAM5	Clock Output Disable	Low	Active
6	10	SDRAM4	Clock Output Disable	Low	Active
5	N/A	Reserved	(Reserved)	-	-
4	N/A	Reserved	(Reserved)	-	-
3	7	SDRAM3	Clock Output Disable	Low	Active
2	6	SDRAM2	Clock Output Disable	Low	Active
1	3	SDRAM1	Clock Output Disable	Low	Active
0	2	SDRAM0	Clock Output Disable	Low	Active
Data Byte 1	SDRAM Acti	ve/Inactive Regi	ster (1 = Enable, 0 = Disable)	)	
7	27	SDRAM11	Clock Output Disable	Low	Active
6	26	SDRAM10	Clock Output Disable	Low	Active
5	23	SDRAM9	Clock Output Disable	Low	Active
4	22	SDRAM8	Clock Output Disable	Low	Active
3	N/A	Reserved	(Reserved)	-	-
2	N/A	Reserved	(Reserved)	-	-
1	19	SDRAM7	Clock Output Disable	Low	Active
0	18	SDRAM6	Clock Output Disable	Low	Active
Data Byte 2	SDRAM Acti	ve/Inactive Regi	ster (1 = Enable, 0 = Disable)	)	
7	N/A	Reserved	(Reserved)	-	-
6	12	SDRAM12	Clock Output Disable	Low	Active
5	N/A	Reserved	(Reserved)		
4	N/A	Reserved	(Reserved)		
3	N/A	Reserved	(Reserved)		
2	N/A	Reserved	(Reserved)		
1	N/A	Reserved	(Reserved)		
0	N/A	Reserved	(Reserved)		

#### Note:

<sup>2.</sup> At power-up all SDRAM outputs are enabled and active. Program Reserved bits to a "0."



#### How To Use the Serial Data Interface

#### **Electrical Requirements**

Figure 1 illustrates electrical characteristics for the serial interface bus used with the W40S11-23. Devices send data over the bus with an open drain logic output that can (a) pull the bus line LOW, or (b) let the bus default to logic 1. The pull-up resistor on the bus (both clock and data lines) establish a default

logic 1. All bus devices generally have logic inputs to receive data.

Although the W40S11-23 is a receive-only device (no data write-back capability), it does transmit an "acknowledge" data pulse after each byte is received. Thus, the SDATA line can both transmit and receive data.

The pull-up resistor should be sized to meet the rise and fall times specified in AC parameters, taking into consideration total bus line capacitance.




Figure 1. Serial Interface Bus Electrical Characteristics



#### **Signaling Requirements**

As shown in *Figure* 2, valid data bits are defined as stable logic 0 or 1 condition on the data line during a clock HIGH (logic 1) pulse. A transitioning data line during a clock HIGH pulse may be interpreted as a start or stop pulse (it will be interpreted as a start or stop pulse if the start/stop timing parameters are met).

A write sequence is initiated by a "start bit" as shown in *Figure* 3. A "stop bit" signifies that a transmission has ended.

As stated previously, the W40S11-23 sends an "acknowledge" pulse after receiving eight data bits in each byte as shown in *Figure 4*.




Figure 2. Serial Data Bus Valid Data Bit




Figure 3. Serial Data Bus Start and Stop Bit






Figure 5. Serial Data Bus Timing Diagram



## **Absolute Maximum Ratings**

Stresses greater than those listed in this table may cause permanent damage to the device. These represent a stress rating only. Operation of the device at these or any other conditions

above those specified in the operating sections of this specification is not implied. Maximum conditions for extended periods may affect reliability.

Parameter	Description	Rating	Unit
$V_{DD}$ , $V_{IN}$	Voltage on any pin with respect to GND	-0.5 to +7.0	V
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
T <sub>A</sub>	Operating Temperature	0 to +70	°C
T <sub>B</sub>	Ambient Temperature under Bias	-55 to +125	°C

## DC Electrical Characteristics: $T_A = 0$ °C to +70°C, $V_{DD} = 3.3V \pm 5\%$

Parameter	Description	Test Condition/Comments	Min.	Тур.	Max.	Unit
I <sub>DD</sub>	3.3V Supply Current	BUF_IN = 100 MHz			250	mA
Logic Inputs						
V <sub>IL</sub>	Input Low Voltage		GND-0.3		0.8	V
V <sub>IH</sub>	Input High Voltage		2.0		V <sub>DD</sub> +0.5	V
I <sub>ILEAK</sub>	Input Leakage Current, BUF_IN		<b>-</b> 5		+5	μA
I <sub>ILEAK</sub>	Input Leakage Current <sup>[3]</sup>		-20		+5	μA
Logic Output	ts (SDRAM0:12)					
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 1 mA			50	mV
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = −1 mA	3.1			V
I <sub>OL</sub>	Output Low Current	V <sub>OL</sub> = 1.5V	65	100	160	mA
I <sub>OH</sub>	Output High Current	V <sub>OH</sub> = 1.5V	70	110	185	mA
Pin Capacita	nce/Inductance					
C <sub>IN</sub>	Input Pin Capacitance				5	pF
C <sub>OUT</sub>	Output Pin Capacitance				6	pF
L <sub>IN</sub>	Input Pin Inductance				7	nΗ

#### Note:

<sup>3.</sup> SDATA and SCLOCK logic pins have 250-k $\Omega$  internal pull-up resistors.



# AC Electrical Characteristics: $T_A = 0$ °C to +70°C, $V_{DD} = 3.3 V \pm 5\%$ (Lump Capacitance Test Load = 30 pF)

Parameter	Description	Test Condition	Min	Тур	Max	Unit
f <sub>IN</sub>	Input Frequency		0		133	MHz
t <sub>R</sub>	Output Rise Edge Rate	Measured from 0.4V to 2.4V	1.5		4.0	V/ns
t <sub>F</sub>	Output Fall Edge Rate	Measured from 2.4V to 0.4V	1.5		4.0	V/ns
t <sub>SR</sub>	Output Skew, Rising Edges				250	ps
t <sub>SF</sub>	Output Skew, Falling Edges				250	ps
t <sub>EN</sub>	Output Enable Time		1.0		8.0	ns
t <sub>DIS</sub>	Output Disable Time		1.0		8.0	ns
t <sub>PR</sub>	Rising Edge Propagation Delay		1.0		5.0	ns
t <sub>PF</sub>	Falling Edge Propagation Delay		1.0		5.0	ns
t <sub>D</sub>	Duty Cycle	Measured at 1.5V	45		55	%
Z <sub>o</sub>	AC Output Impedance			15		Ω
t <sub>PR</sub>	Rising Edge Propagation Delay		1.0		5.0	ns

# Ordering Information


Ordering Code	Freq. Mask Code	Package Name	Package Type
W40S11	-23	G	28-pin SOIC (300 mils)
		X	28-pin TSSOP (173 mil)
		Н	28-pin SSOP (209 mil)

Document #: 38-00793-\*B



#### **Package Diagrams**

#### 28-Pin Small Outline Integrated Circuit (SOIC, 0.300 inch)



		COMMO	N .		NOIE		3		5
ť.	D)	IMENSIO	NS		VARI-		D		N
Ċ	MIN.	NOM.	MAX.		ATIONS	MIN.	NOM.	MAX.	
A.	.097	.101	.104		AA	.402	.407	.412	16
A	.0050	.009	.0115		AB	.451	.456	461	<u></u> 18
A.	.090	.092	.094		, AC	.500	505	.510	. 20
В.	.014	.016	019		, ĄD	.602	607	.612	. 24
C,	.0091	.010	.0125		. AE	701	706	711	. 28
D,		VARIATION		. 3					
E,	.292	.296	.299						
<b>e</b>		.050 BSC							
Η,	400	.406	.410						
h]	.010	.013	.016						
L.	.024	.032	.040						
Ŋ,		VARIATION		, 5					
- T.	O°	5°	8°		_		_		
X	.085	.093	.100						


#### THIS TABLE IN MILLIMETERS

					NOTE VARI-		3 D		. 5 N
	MIN.	NOM.	MAX.		ATIONS	MIN.	NŌM.	MAX.	
A.	2.46	2.56	2.64		. AA	10.21	10.34	10.46	16
A	0.127	0.22	0.29		. AB	11.46	11.58	11.71	18
Α.	2.29	2.34	2.39		, AC	12.70	12.83	12.95	20
В.	0.35	0.41	0.48		. AD	15.29	15.42	15.54	24
C,	0.23	0.25	0.32		, AE	17.81	. 17.93	18.06	_ 28
₽.		VARIATION		. З					
	7.42	7.52	7.59						
e		1 27 BSC							
Η,	10.16	10.31	10.41						
h,	0.25	0.33	0.41						
L.	0.61	0.81	1.02						
Ŋ,		VARIATION		5					
	O°	5°	8°		_				
X	2.16	2.36	2.54	-	-				-



## Package Diagrams (continued)

### 28-Pin Thin Shrink Small Outline Package (TSSOP, 173-mil)



#### THIS TABLE IN MILLIMETERS

v.	DIMENSIONS			٠.	NOTE VARI-		4 D		6 N
	MIN.	NOM.	MAX.	. i.	ATIONS	MIN.	NOM.	MAX.	
A			1.10		AA	2.90	3 00	3.10	8
· A	0.05	0.10	0.15		AB	4.90	500	5.10	14
Α.	0.85	0.90	0.95		AC .	4.90	5 00	5.10	16
ь	0.19		0.30	. 8	AD	6.40	650 '	6.60	20
b1	0.19	0.22	0.25		AE '	7.70	7.80	7.90	24
· c	0.090		0.20		AF	9.60	9.70	9.80	28
° 61	0.090	0.127	0 135						
D.	SEE	VARIATION	is	4					
, E,	4.30	4.40	4.50	4					
e e		0.65 BSC							
. H.	6 25	6.40	5.50						
Ĺ	0.50	0.80	0.70	- 5					
N	N SEE VARIATIONS			6					
·	O°	. 4°	8°						

#### THIS TABLE IN INCHES


1	COMMON DIMENSIONS				NOTE VARI-		4 D		6 N
	MIN.	NOM.	MAX.		ATIONS	MIN.	NOM.	MAX.	
A.			.0433		. AA	114	.118	.122	8
Α.	002	.004	.006		ΛB	193	197	201	14
Α.	.0335	.0354	.0374		AC .	.193	.197	.201	16
b.	.0075		.C118	8	AD .	252	.256	.260	20
b1	0075	0087	0098	•	. AE	303	307	311	24
c i	.0035		.0079		AF .	.378	.382	.386	28
c1	.0035	005G	.0053		•				
D.	SEE	VARIATION	S	4					
E.	169	.173	.177	4					
e i		.0256 BSC							
H.	.246	.252	.256						
L.	020	.024	.028	5					
N	SEE	VARIATION	S	6					
17	٥°	. 4°	8°						

\*VARIATION AF IS DESIGNED BUT NOT TOOLED\*



## Package Diagrams (continued)

#### 28-Pin Small Shrink Outline Package (SSOP, 209 mils)



;	COMMON DIMENSIONS MIN. NOM. MAX.				NOTE VARI- ATIONS	. MIN.	4 D NOM.	MAX.	6 N	· ·
	1.73	1.86	1.99		AA	9.07	E 20	6.33	14	•
A.	0.05	0.13	0.21		AB	6.07	6.20	6.33	18	•
Â.	1 68	1 73	1.78		. AC	7 07	7.20	7.33	23	•
₽.	0.25		0.38	e.10	AD	9.07	e 20	8 33	24	•
b1	0 25	0.20	D 33	10	AE	10.07	10 20	10 33	28	
	0.09	. 020	0.20	10	. AL	10.07	10 20	10.33	30	
£.	0.09	0.15	0.16	10	. ~	10.01	. 10 20 .	0.33	33	•
o1.	SEE VARIATIONS			- 4						
Ε.										
υ. Ε.	5.20	5 30	5.38	. 4						
		0.65 BSC								
H.	7.69	7.80	7.90						176E	RIATION AF
L.	0.63	0.75	0.95	5					VAL	RIATIONAL
L1		1 25 REF					10.5	EDIO	JE B	DUT NOT TOOLED
N.	SEE VARIATIONS		S	. 8	8 IS DESIGNED BUT NOT TO					BOLINOT TOOLED
	O <sup>n</sup>	4"	8"							
R.	D 09	0.15	-							
.,		. +								

#### THIS TABLE IN INCHES

;	MIN	COMMON MENSION NOM.			NOTE VARI- ATIONS	MIN.	MAX.	6 N		
Α.	068	073	278		AA .	239	NOM.	249	14	٠
A.	002	005	800		AB	239	244	249	19	
A	065	068	.070		AC	.2/8	.284	283	23	•
b.	010		.015	8.10	AD	.318	.323	328	24	•
ь1	910	012	.013	10	AE	.397	.402	407	29	
c ·	004		.008	10	AΓ	.397	.402	407	30	
G"	004	006	.006	10						
D)		VARIATION	S	. 4						
F.	205	209	212	· 4						
е		.0296 BSC								
11	301	307	311							
L.	025	030	237	· 5						
L1		049 REF								
N		VARIATION		8						
	O°	. 4° .	8°							
R	004	.006								

<sup>©</sup> Cypress Semiconductor Corporation, 2001. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.