# Configurable 3.0 A Step Down Converter

The NCP6343 is a synchronous buck converter optimized to supply the different sub systems of portable applications powered by one cell Li–Ion or three cell Alkaline/NiCd/NiMH batteries. The device is able to deliver up to 3.0 A, with programmable output voltage from 0.6 V to 1.4 V. It can share the same output rail with another DCDC and works as a transient load helper. Operation at a 3 MHz switching frequency allows the use of small components. Synchronous rectification and automatic PWM/PFM transitions improve overall solution efficiency. The NCP6343 is in a space saving, low profile 1.99 x 1.34 mm CSP–15 package.

#### **Features**

- Input Voltage Range from 2.3 V to 5.5 V: Battery and 5 V Rail Powered Applications
- Programmable Output Voltage: 0.6 V to 1.4 V in 6.25 mV Steps
- Modular Output Stage Drive Strength for Increased Efficiency Depending on the Output Current
- 3 MHz Switching Frequency with On Chip Oscillator
- Uses 470 nH Inductor and 22  $\mu F$  Capacitors for Optimized Footprint and Solution Thickness
- PFM/PWM Operation for Optimum Increased Efficiency
- Ultra Low 0.8 μA Off Mode Current
- Low 35 μA Quiescent Current
- I<sup>2</sup>C Control Interface with Interrupt and Dynamic Voltage Scaling Support
- Thermal Protections and Temperature Management
- Transient Load Helper: Share the Same Rail with Another DCDC
- Small 1.99 x 1.34 mm / 0.4 mm Pitch CSP Package
- These are Pb-Free Devices

# **Typical Applications**

- Smartphones
- Webtablets




Figure 1. Typical Application Circuit



# ON Semiconductor®

www.onsemi.com



#### MARKING DIAGRAM

6343x ALYWW

= P: Prototype

= Blank: 1.225 V - 2.0 A

= A: 1.225 V - 3.0 A

= B: 1.225 V - 3.0 A

= D: 1.18125 V - 3.0 A

= M: 0.925 V - 3.0 A

= S: 1.050 V - 3.0 A = V: 1.225 V - 3.0 A

= X: 1.225 V - 3.0 A

A = Assembly Location

L = Wafer Lot


Y = Year

WW = Work Week

= Pb-Free Package

Pb-Free indicator, G or microdot (■), may or may not be present

#### PINOUT DIAGRAM NCP6343



#### ORDERING INFORMATION

See detailed ordering and shipping information on page 30 of this data sheet.




Figure 2. Simplified Block Diagram




Figure 3. Pin Out (Top View)

Description

#### **Table 1. PIN FUNCTION DESCRIPTION**

Type

Name

Pin

		- 7 [	2.22.7 <b>.</b> 22.2		
REFEREN	ICE				
D1	AVIN	Analog Input	Analog Supply. This pin is the device analog and digital supply. Could be connected directly to the VIN plane or to a dedicated 1.0 $\mu$ F ceramic capacitor. Must be equal to PVIN.		
E1	AGND	Analog Ground	Analog Ground. Analog and digital modules ground. Must be connected to the system ground.		
CONTROL AND SERIAL INTERFACE					
D2	EN	Digital Input	Enable Control. Active high will enable the part. Do not leave this pin floating.		
E2	SCL	Digital Input	I <sup>2</sup> C interface <b>Clock</b> line. There is an internal pull down resistor on this pin; could be left open if not used		
D3	SDA	Digital Input/Output	I <sup>2</sup> C interface Bi-directional <b>Data</b> line. There is an internal pull down resistor on this pin; could be left open if not used		
DCDC CO	NVERTER				
A1, B1,	PVIN	Power Input	Switch Supply. These pins must be decoupled to ground by a 10 μF ceramic capacitor. It should		

#### Ć1 be placed as close as possible to these pins. All pins must be used with short heavy connections. Must be equal to AVIN. A2, B2 SW Power Switch Node. These pins supply drive power to the inductor. Typical application uses 0.470 $\mu H$ Output inductor; refer to application section for more information. All pins must be used with short heavy connections. A3, B3, **PGND** Power Switch Ground. This pin is the power ground and carries the high switching current. High quality ground must be provided to prevent noise spikes. To avoid high-density current flow in a limited PCB track, a local ground plane that connects all PGND pins together is recommended. Analog Ground C3, C2 and power grounds should only be connected together in one location with a trace. ЕЗ FΒ Feedback Voltage input. Must be connected to the output capacitor positive terminal with a Analog trace, not to a plane. This is the positive input to the error amplifier. Input

**Table 2. MAXIMUM RATINGS** 

Rating	Symbol	Value	Unit
Analog and power pins: AVIN, PVIN, SW, FB	V <sub>A</sub>	-0.3 to + 6.0	V
Digital pins: SCL, SDA, EN: Input Voltage Input Current	V <sub>DG</sub>	$-0.3 \text{ to V}_{A} +0.3 \le 6.0$	V mA
Human Body Model (HBM) ESD Rating (Note 1)	ESD HBM	2000	V
Machine Model (MM) ESD Rating (Note 1)	ESD MM	150	V
Charged Device Model (CDM) ESD Rating (Note 1)	ESD CDM	2000	V
Latch Up Current: (Note 2) Digital Pins All Other Pins	I <sub>LU</sub>	±10 ±100	mA
Storage Temperature Range	T <sub>STG</sub>	-65 to + 150	°C
Maximum Junction Temperature	T <sub>JMAX</sub>	-40 to +150	°C
Moisture Sensitivity (Note 3)	MSL	Level 1	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. This device series contains ESD protection and passes the following ratings:
  - Human Body Model (HBM) ±2.0 kV per JEDEC standard: JESD22–A114. Machine Model (MM) ±150 V per JEDEC standard: JESD22–A115.
- Charged Device Model (CDM) ±2.0 kV per JEDEC standard: JESD22–C101 Class IV.

  2. Latch up Current per JEDEC standard: JESD78 class II.
- 3. Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J-STD-020A.

Table 3. OPERATING CONDITIONS (Note 4)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
AV <sub>IN</sub> , PV <sub>IN</sub>	Power Supply	AVIN = PVIN	2.3		5.5	٧
T <sub>A</sub>	Ambient Temperature Range		-40	25	+85	°C
TJ	Junction Temperature Range (Note 5)		-40	25	+125	°C
$R_{\thetaJA}$	Thermal Resistance Junction to Ambient (Note 6)	CSP-15 on Demo-board	-	65	_	°C/W
$P_{D}$	Power Dissipation Rating (Note 7)	T <sub>A</sub> ≤ 85°C	-	615	_	mW
$P_{D}$	Power Dissipation Rating (Note 7)	T <sub>A</sub> = 65°C	_	923	_	mW
L	Inductor for DCDC converter (Note 4)		_	0.47	_	μН
Co	Output Capacitor for DCDC Converter (Note 4)		28	-	55	μF
Cin	Input Capacitor for DCDC Converter (Note 4)		4.7	-	_	μF

- 4. Including de-ratings (Refer to the Application Information section of this document for further details)
- The thermal shutdown set to 150°C (typical) avoids potential irreversible damage on the device due to power dissipation.
- 6. The  $R_{\theta JA}$  is dependent of the PCB heat dissipation.
- 7. The maximum power dissipation (PD) is dependent by input voltage, maximum output current and external components selected.

$$R_{\theta JA} = \frac{125 - T_A}{P_D}$$

 $\begin{tabular}{ll} \textbf{Table 4. ELECTRICAL CHARACTERISTICS} & (Note 9) \\ \textbf{Min and Max Limits apply for } T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, \ AVIN = PVIN = 3.6 \ V \ and \ default \ configuration, \ unless \ otherwise \ specified. \\ \textbf{Typical values are referenced to } T_A = +25^{\circ}\text{C}, \ AVIN = PVIN = 3.6 \ V \ and \ default \ configuration, \ unless \ otherwise \ specified. \\ \end{tabular}$ 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
SUPPLY CU	IRRENT: Pins AVIN – PVINx					
I <sub>Q PWM</sub>	Operating quiescent current PWM	DCDC active in Forced PWM no load	-	12	20	mA
I <sub>Q PFM</sub>	Operating quiescent current PFM	DCDC active in Auto mode no load – minimal switching	-	35	70	μΑ
I <sub>SLEEP</sub>	Product sleep mode current	EN high, DCDC off or EN low and Sleep_Mode high V <sub>IN</sub> = 2.5 V to 5.5 V	-	7	15	μА
I <sub>OFF</sub>	Product in off mode	EN and Sleep_Mode low V <sub>IN</sub> = 2.5 V to 5.5 V (All other parts) (NCP6343XFCCT1G)		0.8 7	5 15	μΑ
DCDC CON	VERTER					
PV <sub>IN</sub>	Input Voltage Range		2.3	-	5.5	V
I <sub>OUTMAX</sub>	Maximum Output Current	lpeak[10] = 00/01 (Note 10)	2.0	-	-	Α
		Ipeak[10] = 10 (Note 10)	2.5	-	-	
		Ipeak[10] = 11 (Note 10)	3.0	-	-	
$\Delta_{VOUT}$	Output Voltage DC Error	Forced PWM mode No load	-1	-	1	%
	Forced PWM mode, V <sub>IN</sub> range, I <sub>OUT</sub> up to I <sub>OUTMAX</sub> (Note 10)		_	1		
		Auto mode, V <sub>IN</sub> range, I <sub>OUT</sub> up to I <sub>OUTMAX</sub> (Note 10)	-1	-	2	
F <sub>SW</sub>	Switching Frequency		2.7	3	3.3	MHz
R <sub>ONHS</sub>	P-Channel MOSFET On Resistance	From PVIN to SW (all Modules) V <sub>IN</sub> = 5.0 V	-	36	64	mΩ
R <sub>ONLS</sub>	N-Channel MOSFET On Resistance	From SW to PGND (all Modules) V <sub>IN</sub> = 5.0 V	-	19	40	mΩ
I <sub>PK</sub>	Peak Inductor Current	Open loop – lpeak[10] = 00/01	2.5	2.9	3.3	Α
		Open loop – lpeak[10] = 10	3.0	3.4	3.8	
		Open loop – lpeak[10] = 11	3.5	3.9	4.3	1
DC <sub>LOAD</sub>	Load Regulation	I <sub>OUT</sub> from 0 A to I <sub>OUTMAX</sub> (Note 10)	-	-0.2	_	%/A
DC <sub>LINE</sub>	Line Regulation	I <sub>OUT</sub> = 3 A 2.3 V ≤ V <sub>IN</sub> ≤ 5.5 V (Note 10)	-	0	-	%
AC <sub>LOAD</sub>	Transient Load Response	tr = ts = 100 ns Load step 1.3 A (Note 10)	_	±50	_	mV
AC <sub>LINE</sub>	Transient Line Response	tr = ts = 10 μs 100 mA Load (Note 10)		±30		mV
D	Maximum Duty Cycle		-	100	-	%
t <sub>START</sub>	Turn on time	Time from EN transitions from Low to High to 95% of Output Voltage (DELAY[20] = 000b and DVSup = 0)	-	80	100	μs
t <sub>START</sub>	Turn on time	Time from EN transitions from Low to High to 95% of Output Voltage (DELAY[20] = 000b and DVSup = 1)	-	425	550	μs
R <sub>DISDCDC</sub>	DCDC Active Output Discharge	Vout = 1.225 V	_	25	35	Ω

<sup>8.</sup> Devices that use non-standard supply voltages which do not conform to the intent I<sup>2</sup>C bus system levels must relate their input levels to the V<sub>DD</sub> voltage to which the pull–up resistors R<sub>P</sub> are connected.

9. Refer to the Application Information section of this data sheet for more details.


<sup>10.</sup> Guaranteed by design and characterized.

 $\begin{tabular}{ll} \textbf{Table 4. ELECTRICAL CHARACTERISTICS} & (Note 9) \\ \textbf{Min and Max Limits apply for } T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, \ AVIN = PVIN = 3.6 \ V \ and \ default \ configuration, \ unless \ otherwise \ specified. \\ \textbf{Typical values are referenced to } T_A = +25^{\circ}\text{C}, \ AVIN = PVIN = 3.6 \ V \ and \ default \ configuration, \ unless \ otherwise \ specified. \\ \end{tabular}$ 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
EN						
$V_{IH}$	High input voltage		1.05	_	_	V
V <sub>IL</sub>	Low input voltage		-	-	0.4	V
T <sub>FTR</sub>	Digital input X Filter	EN rising and falling DBN_Time = 01 (Note 10)	0.5	-	4.5	μs
I <sub>PD</sub>	Digital input X Pull-Down (input bias current)		-	0.05	1.00	μΑ
I <sup>2</sup> C			•			
V <sub>I2CINT</sub>	High level at SCL/SCA line		1.7	_	5.0	V
V <sub>I2CIL</sub>	SCL, SDA low input voltage	SCL, SDA pin (Notes 8, 10)	_	-	0.5	V
V <sub>I2CIH</sub>	SCL, SDA high input voltage	SCL, SDA pin (Notes 8, 10)	0.8 * V <sub>I<sup>2</sup>CINT</sub>	-	-	V
V <sub>I2COL</sub>	SDA low output voltage	I <sub>SINK</sub> = 3 mA (Note 10)	-	_	0.4	V
F <sub>SCL</sub>	I <sup>2</sup> C clock frequency	(Note 10)	-	_	3.4	MHz
TOTAL DEV	ICE					
V <sub>UVLO</sub>	Under Voltage Lockout	V <sub>IN</sub> falling	-	_	2.3	V
V <sub>UVLOH</sub>	Under Voltage Lockout Hysteresis	V <sub>IN</sub> rising	60	-	200	mV
T <sub>SD</sub>	Thermal Shut Down Protection		_	150	-	°C
T <sub>WARNING</sub>	Warning Rising Edge		_	135	-	°C
T <sub>PWTH</sub>	Pre - Warning Threshold	I <sup>2</sup> C default value	-	105	-	°C
T <sub>SDH</sub>	Thermal Shut Down Hysteresis		-	30	-	°C
T <sub>WARNINGH</sub>	Thermal warning Hysteresis		-	15	-	°C
T <sub>PWTH H</sub>	Thermal pre-warning Hysteresis		-	6	_	°C

<sup>8.</sup> Devices that use non-standard supply voltages which do not conform to the intent I<sup>2</sup>C bus system levels must relate their input levels to the  $V_{DD}$  voltage to which the pull-up resistors  $R_P$  are connected.


Refer to the Application Information section of this data sheet for more details.
 Guaranteed by design and characterized.



90 -40°C +85°C 85 80 75 70 1000 I<sub>OUT</sub> (mA)

Figure 4. Efficiency vs. I<sub>LOAD</sub> and V<sub>IN</sub> V<sub>OUT</sub> = 1.39375 V, SPM6530 Inductor

Figure 5. Efficiency vs. I<sub>LOAD</sub> and Temperature V<sub>OUT</sub> = 1.39375 V, SPM6530 Inductor







Figure 6. Efficiency vs.  $I_{\mbox{\scriptsize LOAD}}$  and  $V_{\mbox{\scriptsize IN}}$ V<sub>OUT</sub> = 1.225 V, SPM6530 Inductor

Figure 7. Efficiency vs. I<sub>LOAD</sub> and Temperature V<sub>OUT</sub> = 1.225 V, SPM6530 Inductor







Figure 8. Efficiency vs.  $I_{LOAD}$  and  $V_{IN}$ V<sub>OUT</sub> = 0.60 V, SPM6530 Inductor

Figure 9. Efficiency vs.  $I_{\mbox{\scriptsize LOAD}}$  and Temperature V<sub>OUT</sub> = 0.60 V, SPM6530 Inductor







Figure 10. Efficiency vs.  $I_{\mbox{\scriptsize LOAD}}$  and  $V_{\mbox{\scriptsize IN}}$ V<sub>OUT</sub> = 1.225 V, PIFE20161B Inductor

Figure 11. Efficiency vs. I<sub>LOAD</sub> and Temperature V<sub>OUT</sub> = 1.225 V, PIFE20161B Inductor







Figure 12.  $V_{OUT}$  Accuracy vs.  $I_{LOAD}$  and  $V_{IN}$   $V_{OUT}$  = 1.225 V

Figure 13. V<sub>OUT</sub> Accuracy vs. I<sub>LOAD</sub> and Temperature,  $V_{OUT} = 1.225 \text{ V}$ ,  $V_{IN} = 3.6 \text{ V}$ 







Figure 14.  $V_{OUT}$  Accuracy vs.  $I_{LOAD}$  and  $V_{IN}$   $V_{OUT}$  = 0.60 V

Figure 15.  $V_{OUT}$  Accuracy vs.  $I_{LOAD}$  and  $V_{IN}$   $V_{OUT}$  = 1.39375 V







Figure 16. HSS R<sub>ON</sub> vs. V<sub>IN</sub> and Temperature

Figure 17. LSS  $\ensuremath{R_{\text{ON}}}$  vs.  $\ensuremath{V_{\text{IN}}}$  and Temperature







Figure 18.  $I_{OFF}$  vs.  $V_{IN}$  and Temperature

Figure 19. I<sub>SLEEP</sub> vs. V<sub>IN</sub> and Temperature






Figure 20.  $I_{\mbox{\scriptsize Q PFM}}$  vs.  $V_{\mbox{\scriptsize IN}}$  and Temperature

Figure 21.  $I_{Q\ PWM}$  vs.  $V_{IN}$  and Temperature

TYPICAL OPERATING CHARACTERISTICS  $AV_{IN} = PV_{IN} = 3.6 \text{ V}, T_J = +25^{\circ}\text{C}$  DCDC = 1.225 V, Ipeak = 3.9 A (Unless otherwise noted). L = 0.47  $\mu$ H PIFE20161B - Cout = 2x 22  $\mu$ F 0603, Cin = 4.7  $\mu$ F 0603.






Figure 22. Switchover Point V<sub>OUT</sub> = 1.225 V

Figure 23. Switchover Point V<sub>OUT</sub> = 1.39375 V








Figure 25. PFM Ripple




Figure 26. Normal Power Up, V<sub>OUT</sub> = 1.225 V

TYPICAL OPERATING CHARACTERISTICS AV $_{IN}$  = PV $_{IN}$  = 3.6 V, T $_{J}$  = +25°C DCDC = 1.225 V, Ipeak = 3.9 A (Unless otherwise noted). L = 0.47  $\mu$ H PIFE20161B - Cout = 2x 22  $\mu$ F 0603, Cin = 4.7  $\mu$ F 0603.




Figure 27. Transient Load 0.1 - 1.4 A Transient Line 4.2 - 3.6 V Auto Mode




Figure 29. Transient Load 1.0 - 2.3 A Transient Line 4.2 - 3.6 V Auto Mode




Figure 31. Fast Transient Load 0.1 - 1.4 A Auto Mode




Figure 28. Transient Load 0.1 - 1.4 A Transient Line 3.6 - 4.2 V Auto Mode




Figure 30. Transient Load 1.0 - 2.3 A Transient Line 3.6 - 4.2 V Auto Mode




Figure 32. Fast Transient Load 1.0 - 2.3 A Auto Mode

#### **DETAILED OPERATING DESCRIPTION**

#### **Detailed Descriptions**

The NCP6343 is voltage mode stand alone synchronous DC to DC converter optimized to supply different sub systems of portable applications powered by one cell Li-Ion or three cells Alkaline/NiCd/NiMh. The IC can deliver up to 3 A at an I<sup>2</sup>C selectable voltage ranging from 0.60 V to 1.40 V. It can share the same output rail with another DCDC and works as a transient load helper without sinking current on shared rail. A 3 MHz switching frequency allows the use of smaller output filter components. Synchronous rectification and automatic PWM/PFM transitions improve overall solution efficiency. Forced PWM is also configurable. Operating modes, configuration, and output power can be easily selected either by programming a set of registers using an I<sup>2</sup>C compatible interface capable of operation up to 3.4 MHz. Default I<sup>2</sup>C settings are factory programmable.

### DC to DC Buck Operation

The converter is a synchronous rectifier type with both high side and low side integrated switches. Neither external transistor nor diodes are required for NCP6343 operation. Feedback and compensation network are also fully integrated. The converter can operate in two different modes: PWM and PFM. The transition between PWM/PFM modes can occur automatically or the switcher can be placed in forced PWM mode by  $I^2C$  programming (PWM bits of COMMAND register).

#### PWM (Pulse Width Modulation) Operating Mode

In medium and high load conditions, NCP6343 operates in PWM mode from a fixed clock and adapts its duty cycle to regulate the desired output voltage. In this mode, the inductor current is in CCM (Continuous Current Mode) and the voltage is regulated by PWM. The internal N-MOSFET switch operates as synchronous rectifier and is driven complementary to the P-MOSFET switch. In CCM, the lower switch (N-MOSFET) in a synchronous converter provides a lower voltage drop than the diode in an asynchronous converter, which provides less loss and higher efficiency.

# PFM (Pulse Frequency Modulation) Operating Mode

In order to save power and improve efficiency at low loads the NCP6343 operates in PFM mode as the inductor drops into DCM (Discontinuous Current Mode). The upper FET on time is kept constant and the switching frequency is variable. Output voltage is regulated by varying the switching frequency which becomes proportional to loading current. As it does in PWM mode, the internal N-MOSFET operates as synchronous rectifier after each P-MOSFET on-pulse. When load increases and current in inductor becomes continuous again, the controller automatically turns back to PWM mode.

#### **Forced PWM**

The NCP6343 can be programmed to only use PWM and disable the transition to PFM if so desired. (PWM bits of COMMAND register).

#### **Output Stage**

NCP6343 is a high output current capable integrated DC to DC converter. To supply such a high current, the internal MOSFETs need to be large. The output stage is composed of 8 modules that can be individually Enabled / Disabled by setting the MODULE register.

#### **Inductor Peak Current Limitation**

NCP6343 is a 2.0 A to 3.0 A output current capable. During normal operation, peak current limitation will monitor and limit the current through the inductor. This current limitation is particularly useful when size and/or height constrain inductor power. The user can select peak current to keep inductor within its specifications. The peak current can be set by writing IPEAK[1..0] bits in LIMCONF register.

Table 5. Ipeak VALUES

IPEAK[10]	Default Inductor Peak Current (A)
00	2.9 A for 2.0 A output current
01	2.9 A for 2.0 A output current
10	3.4 A for 2.5 A output current
11	3.9 A for 3.0 A output current

#### **Output Voltage**

Output voltage is set internally by integrated resistor bridge and error amplifier that drives the PWM/PFM controller. No extra component is needed to set output voltage. However, writing in the Vout[6..0] bits of the PROG register will change settings. Output voltage level can be programmed in the 0.6 V to 1.4 V range by 6.25 mV steps.

# **Under Voltage Lock Out (UVLO)**

NCP6343 core does not operate for voltages below the Under Voltage lock Out (UVLO) level. Below UVLO threshold, all internal circuitry (both analog and digital) is held in reset.

NCP6343 operation is guaranteed down to VUVLO when battery voltage is dropping off. To avoid erratic on / off behavior, a maximum 200 mV hysteresis is implemented. Restart is guaranteed at 2.5 V when VBAT voltage is recovering or rising.

### **Thermal Management**

#### Thermal shutdown (TSD)

The thermal capability of IC can be exceeded due to step down converter output stage power level. A thermal protection circuitry is therefore implemented to prevent the IC from damage. This protection circuitry is only activated

when the core is in active mode (output voltage is turned on). During thermal shut down, output voltage is turned off.

When NCP6343 returns from thermal shutdown, it can re-start in 2 different configurations depending on REARM bit in the LIMCONF register (see register description section):

- If REARM = 0 then NCP6343 does not re-start after TSD. To restart, an EN pin toggle is required.
- If REARM = 1, NCP6343 re-starts with register values set prior to thermal shutdown.

A Thermal shut down interrupt is raised upon this event. Thermal shut down threshold is set at 150°C (typical) when the die temperature increases and, in order to avoid erratic on / off behavior, a 30°C hysteresis is implemented. After a typical 150°C thermal shut down, NCP6343 will resume to normal operation when the die temperature cools to 120°C.

#### **Thermal Warnings**

In addition to the TSD, the die temperature monitoring will flag potential die over temperature. A thermal warning and thermal pre-warning are implemented which can inform the processor through two different interrupts (accessible via I<sup>2</sup>C) that NCP6343 is close to its thermal shutdown so that preventive measures to cool down die temperature can be taken by software.

The Warning threshold is set by hardware to 135°C typical when the die temperature increases. The Pre-Warning threshold is set by default to 105°C, but can be changed by user by setting the TPWTH[1..0] bits in the LIMCONF register.

#### **Active Output Discharge**

To make sure that no residual voltage remains in the power supply rail, an active discharge path can ground the NCP6343 output voltage.

For maximum flexibility, this feature can be easily disabled or enabled with DISCHG bit in PGOOD register

However the discharged path is activated during the first 100 µs after battery insertion.

#### Enabling

The EN pin controls NCP6343 start up: EN pin Low to High transition starts the power up sequencer. If EN is made low, the DC to DC converter is turned off and device enters:

- In Sleep Mode if Sleep\_Mode I<sup>2</sup>C bit is high,
- In Off Mode if Sleep\_Mode I<sup>2</sup>C bit is low.

When EN pin is set to a high level, the DC to DC converter can be enabled / disabled depending of the state of the EN bit of the PROG register: If EN I<sup>2</sup>C bit is high, DCDC is activated, If EN I<sup>2</sup>C is low the DC to DC converter is turned off and device enters:

- In Sleep Mode if Sleep Mode I<sup>2</sup>C bit is high,
- In Off Mode if Sleep\_Mode I<sup>2</sup>C bit is low. The EN pin should not be left floating.

#### Power Up Sequence (PUS)

In order to power up the circuit, the input voltage AVIN has to rise above the VUVLO threshold. This triggers the internal core circuitry power up which is the "Wake Up Time" (including "Bias Time").

This delay is internal and cannot be bypassed. EN pin transition within this delay corresponds to the "Initial power up sequence" (IPUS):




Figure 33. Initial Power Up Sequence

In addition a user programmable delay will also take place between end of Core circuitry turn on (Wake Up Time and Bias Time) and Init time: The DELAY[2..0] bits of TIME register will set this user programmable delay with a 2 ms resolution. With default delay of 0 ms, the NCP6343 IPUS takes roughly 85  $\mu$ s, means DCDC output voltage will be ready within 110  $\mu$ s.

NOTE: During the Wake Up time, the I<sup>2</sup>C interface is not active. Any I<sup>2</sup>C request to the IC during this time period will result in a NACK reply.

#### Normal, Quick and Fast Power Up Sequence

The previous description applies only when the EN transitions during the internal core circuitry power up (Wake up and calibration time). Otherwise 3 different cases are possible:

Enabling the part by setting EN pin from Off Mode will result in "Normal power up sequence" (NPUS, with DELAY;[2..0]).

Enabling the part by setting EN pin from Sleep Mode will result in "Quick power up sequence" (QPUS, with DELAY;[2..0]).

Enabling the part by setting EN bits of the PROG register (whereas EN is already high results in "Fast power up sequence" (FPUS, without DELAY[2..0]).




Figure 34. Normal Power Up Sequence (EN pin)




Figure 35. Quick Power Up Sequence (EN pin)




Figure 36. Fast Power Up Sequence (EN bit)

In addition the delay set in DELAY[2..0] bits in TIME register will apply only for the EN pins turn ON sequence (NPUS and QPUS).

Note that the sleep mode needs about 150 µs to be established.

#### DC to DC converter Shut Down

When shutting down the device, no shut down sequence is required. Output voltage is disabled and, depending on the DISCHG bit state of PGOOD register, output may be discharged.

Shutdown is initiated by either grounding the EN pin (Hardware Shutdown) or by clearing the EN I<sup>2</sup>C bit (Software shutdown) in PROG register.

In hardware shutdown (EN = 0), the internal core is still active and  $I^2C$  accessible.

NCP6343 shuts internal core down when AVIN falls below UVLO.

#### **Dynamic Voltage Scaling (DVS)**

This converter supports dynamic voltage scaling (DVS) allowing the output voltage to be reprogrammed via I<sup>2</sup>C commands and provides the different voltages required by the processor. The change between set points is managed in a smooth fashion without disturbing the operation of the processor.

When programming a higher voltage, output raises with controlled dV/dt defined by DVSup bit in TIME register (default 6.25 mV/0.166  $\mu s$ ). When programming a lower voltage, output will decrease in equidistant steps defined by DVSdown[1..0] bits in TIME register (default 6.25 mV/2.666  $\mu s$ ).

DVS sequence is automatically initiated by changing output voltage settings.

The DVS transition mode can be changed with the DVSMODE bit in COMMAND register:

 In forced PWM mode when accurate output voltage control is needed.




Figure 37. DVS in Forced PWM Mode Diagram

• In Auto mode when output voltage has not to be discharged. Note that approximately 30 μs is needed to transition from PFM mode to PWM mode.



Figure 38. DVS in Auto Mode Diagram

#### **Power Good**

To indicate the output voltage level is established, a power good signal is available.

The power good signal is high when the channel is off and goes low when enabling the channel. Once the output voltage reaches 95% of the expected output level, the power good logic signal becomes high (ACK PG, SEN PG bits).

During operation when the output drops below 90% of the programmed level the power good logic signal goes low, indicating a power failure. When the voltage rises again to above 95% the power good signal goes high again.

During a positive DVS sequence, when target voltage is higher than initial voltage, the Power Good logic signal will be set low during output voltage ramping and transition to high once the output voltage reaches 95% of the target voltage. When the target voltage is lower than the initial voltage, Power Good logic signals will remain at high level during transition.

Power Good signal during normal operation can be disabled by clearing the PGDCDC bit in PGOOD register.

Power Good operation during DVS can be controlled by setting / clearing the bit PGDVS in PGOOD register




Figure 39. Power Good Signal

#### Interrupt

The interrupt controller continuously monitors internal interrupt sources, generating an interrupt signal when a system status change is detected (dual edge monitoring).

**Table 6. INTERRUPT SOURCES** 

Interrupt Name	Description		
TSD	Thermal Shut Down		
TWARN	Thermal Warning		
TPREW	Thermal Pre Warning		
UVLO	Under Voltage Lock Out		
IDCDC	DCDC current Over / below limit		
PG	Power Good		

Individual bits generating interrupts will be set to 1 in the INT\_ACK register (I<sup>2</sup>C read only registers), indicating the interrupt source. INT\_ACK register is automatically reset by an I<sup>2</sup>C read. The INT\_SEN register (read only register) contains real time indicators of interrupt sources.

When the host reads the INT\_ACK registers the interrupt register INT\_ACK is cleared.

Figure 40 is UVLO event example:

INT\_SEN/INT\_MSK/INT\_ACK and an I<sup>2</sup>C read access behavior.




Figure 40. Interrupt Operation Example

#### **Configurations**

Default output voltages, enables, DCDC modes, current limit and other parameters can be factory programmed upon request. The default configuration pre-defined is depicted below:

**Table 7. DEFAULT CONFIGURATIONS** 

Configuration	NCP6343	NCP6343A	NCP6343B	NCP6343D
Default I <sup>2</sup> C address	0x1C	0x14	0x1C	0x14
PID product id.	12h	12h	12h	12h
RID revision id.	xxh	xxh	xxh	xxh
FID feature id.	00h	02h	01h	03h
VOUT	1.225 V	1.225 V	1.225 V	1.18125 V
MODE	Auto mode	Forced PWM mode	Auto mode	Forced PWM mode
DVS Up Timing	6.25mV/0.166μs	6.25mV/0.166μs	6.25mV/0.166μs	6.25mV/0.166μs
Default IPEAK	2.9 A	3.9 A	3.9 A	3.9 A
Marking	6343	6343A	6343B	6343D
OPN	NCP6343FCT1G	NCP6343AFCCT1G	NCP6343BFCCT1G	NCP6343DFCCT1G

**Table 8. DEFAULT CONFIGURATIONS** 

Configuration	NCP6343AV	NCP6343S	NCP6343M	NCP6343X
Default I <sup>2</sup> C address	0x14	0x10	0x18	0x1C
PID product id.	12h	12h	12h	12h
RID revision id.	xxh	xxh	xxh	xxh
FID feature id.	02h	00h	00h	01h
VOUT	1.225 V	1.050 V	0.925 V	1.225 V
MODE	Auto mode	Auto mode	Auto mode	Auto mode
DVS Up Timing	6.25mV/2.666μs	6.25mV/2.666μs	6.25mV/2.666μs	6.25mV/0.166μs
Default IPEAK	3.9 A	3.9 A	3.9 A	3.9 A
Marking	6343V	6343S	6343M	6343X
OPN	NCP6343AVFCCT1G	NCP6343SFCCT1G	NCP6343MFCCT1G	NCP6343XFCCT1G

# I<sup>2</sup>C Compatible Interface

NCP6343 can support a subset of I<sup>2</sup>C protocol Detailed below.

### I<sup>2</sup>C Communication Description




Figure 41. General Protocol Description

The first byte transmitted is the Chip address (with the LSB bit set to 1 for a read operation, or set to 0 for a Write operation). The following data will be:

• In case of a Write operation, the register address (@REG) pointing to the register we want to write in followed by the data we will write in that location. The writing process is auto-incremental, so the first data will be written in @REG, the contents of @REG are incremented and the next data byte is placed in the location pointed to by @REG + 1 ..., etc.

• In case of read operation, the NCP6343 will output the data from the last register that has been accessed by the last write operation. Like the writing process, the reading process is auto-incremental.

#### **Read Out from Part**

The Master will first make a "Pseudo Write" transaction with no data to set the internal address register. Then, a stop then start or a Repeated Start will initiate the read transaction from the register address the initial write transaction has pointed to:




Figure 42. Read Out from Part

The first WRITE sequence will set the internal pointer to the register we want access to. Then the read transaction will start at the address the write transaction has initiated.

#### Transaction with Real Write then Read

# With Stop Then Start




Figure 43. Write Followed by Read Transaction

#### Write In Part

Write operation will be achieved by only one transaction. After chip address, the MCU first data will be the internal register we want access to, then following data will be the data we want to write in Reg, Reg + 1, Reg + 2, ...., Reg + n.

#### Write n Registers:




Figure 44. Write In n Registers

#### I<sup>2</sup>C Address

NCP6343 has four available  $I^2C$  address selectable by factory settings (ADD0 to ADD3). Different address settings can be generated upon request to ON Semiconductor. The default address is set to 38h / 39h since the NCP6343 supports 7-bit address only and ignores A0.

Table 9. I<sup>2</sup>C ADDRESS

I <sup>2</sup> C Address	Hex	A7	A6	<b>A5</b>	<b>A</b> 4	А3	A2	<b>A</b> 1	A0
ADD0 (NCP6343S)	W 0x20 R 0x21	0	0	1	0	0	0	0	R/W
(NOF03433)	Add				0x10				_
ADD1 (NCP6343AV, NCP6343D)	W 0x28 R 0x29	0	0	1	0	1	0	0	R/W
(NOF0343AV, NOF0343D)	Add				0x14				_
ADD2 (NCP6343M)	W 0x30 R 0x31	0	0	1	1	0	0	0	R/W
(NOF 0343101)	Add	0x18					_		
ADD3 (default) (NCP6343, NCP6343B, NCP6343X)	W 0x38 R 0x39	0	0	1	1	1	0	0	R/W
(110-0343, 110-03436, 110-03437)	Add				0x1C				-

# **Register Map**

Table 10 describes I<sup>2</sup>C registers.

# Registers can be:

R Read only register
RC Read then Clear
RW Read and Write register

Reserved Address is reserved and register is not physically designed Spare Address is reserved and register is physically designed

# Table 10. I<sup>2</sup>C REGISTERS MAP DEFAULT CONFIGURATION (NCP6343)

Add.	Register Name	Type	Def.	Function
00h	INT_ACK	RC	00h	Interrupt register
01h	INT_SEN	R	00h	Sense register (real time status)
02h	-	_	_	Reserved for future use
03h	PID	R	12h	Product Identification
04h	RID	R	Metal	Revision Identification
05h	FID	R	00h	Feature Identification (trim)
06h to 10h	-	-	=	Reserved for future use
11h	PROG	RW	E4h	Output voltage settings and (trim)
12h	PGOOD	RW	00h	Power good and active discharge settings (partial trim)
13h	TIME	RW	19h	Enabling and DVS timings (trim)
14h	COMMAND	RW	00h	Enabling and Operating mode Command register (partial trim)
15h	MODULE	RW	80h	Active module count settings
16h	LIMCONF	RW	23h	Reset and limit configuration register (partial trim)
17h to 1Fh	-	-	-	Reserved for future use
20h to FFh	-	-	-	Reserved. Test Registers

# Table 11. I<sup>2</sup>C REGISTERS MAP DEFAULT CONFIGURATION (NCP6343A)

Add.	Register Name	Type	Def.	Function
00h	INT_ACK	RC	00h	Interrupt register
01h	INT_SEN	R	00h	Sense register (real time status)
02h	-	-	=	Reserved for future use
03h	PID	R	12h	Product Identification
04h	RID	R	Metal	Revision Identification
05h	FID	R	02h	Feature Identification (trim)
06h to 10h	-	-	=	Reserved for future use
11h	PROG	RW	E4h	Output voltage settings and (trim)
12h	PGOOD	RW	00h	Power good and active discharge settings (partial trim)
13h	TIME	RW	19h	Enabling and DVS timings (trim)
14h	COMMAND	RW	80h	Enabling and Operating mode Command register (partial trim)
15h	MODULE	RW	80h	Active module count settings
16h	LIMCONF	RW	E3h	Reset and limit configuration register (partial trim)
17h to 1Fh	-	-	-	Reserved for future use
20h to FFh	-	-	-	Reserved. Test Registers

Table 12. I<sup>2</sup>C REGISTERS MAP DEFAULT CONFIGURATION (NCP6343B)

Add.	Register Name	Type	Def.	Function
00h	INT_ACK	RC	00h	Interrupt register
01h	INT_SEN	R	00h	Sense register (real time status)
02h	-	-	=	Reserved for future use
03h	PID	R	12h	Product Identification
04h	RID	R	Metal	Revision Identification
05h	FID	R	01h	Feature Identification (trim)
06h to 10h	-	-	=	Reserved for future use
11h	PROG	RW	E4h	Output voltage settings and (trim)
12h	PGOOD	RW	00h	Power good and active discharge settings (partial trim)
13h	TIME	RW	19h	Enabling and DVS timings (trim)
14h	COMMAND	RW	00h	Enabling and Operating mode Command register (partial trim)
15h	MODULE	RW	80h	Active module count settings
16h	LIMCONF	RW	E3h	Reset and limit configuration register (partial trim)
17h to 1Fh	-	-	-	Reserved for future use
20h to FFh	_	-	_	Reserved. Test Registers

# Table 13. I<sup>2</sup>C REGISTERS MAP DEFAULT CONFIGURATION (NCP6343D)

Add.	Register Name	Type	Def.	Function
00h	INT_ACK	RC	00h	Interrupt register
01h	INT_SEN	R	00h	Sense register (real time status)
02h	-	-	=	Reserved for future use
03h	PID	R	12h	Product Identification
04h	RID	R	Metal	Revision Identification
05h	FID	R	03h	Feature Identification (trim)
06h to 10h	-	_	_	Reserved for future use
11h	PROG	RW	DDh	Output voltage settings and (trim)
12h	PGOOD	RW	00h	Power good and active discharge settings (partial trim)
13h	TIME	RW	19h	Enabling and DVS timings (trim)
14h	COMMAND	RW	80h	Enabling and Operating mode Command register (partial trim)
15h	MODULE	RW	80h	Active module count settings
16h	LIMCONF	RW	E3h	Reset and limit configuration register (partial trim)
17h to 1Fh	-	-	-	Reserved for future use
20h to FFh	-	_	_	Reserved. Test Registers

Table 14. I<sup>2</sup>C REGISTERS MAP DEFAULT CONFIGURATION (NCP6343AV)

Add.	Register Name	Type	Def.	Function
00h	INT_ACK	RC	00h	Interrupt register
01h	INT_SEN	R	00h	Sense register (real time status)
02h	-	-	-	Reserved for future use
03h	PID	R	12h	Product Identification
04h	RID	R	Metal	Revision Identification
05h	FID	R	02h	Feature Identification (trim)
06h to 10h	-	-	-	Reserved for future use
11h	PROG	RW	E4h	Output voltage settings and (trim)
12h	PGOOD	RW	00h	Power good and active discharge settings (partial trim)
13h	TIME	RW	1Dh	Enabling and DVS timings (trim)
14h	COMMAND	RW	00h	Enabling and Operating mode Command register (partial trim)
15h	MODULE	RW	80h	Active module count settings
16h	LIMCONF	RW	E3h	Reset and limit configuration register (partial trim)
17h to 1Fh	-	-	-	Reserved for future use
20h to FFh	-	_	-	Reserved. Test Registers

# Table 15. I<sup>2</sup>C REGISTERS MAP DEFAULT CONFIGURATION (NCP6343S)

Add.	Register Name	Туре	Def.	Function
00h	INT_ACK	RC	00h	Interrupt register
01h	INT_SEN	R	00h	Sense register (real time status)
02h	-	-	-	Reserved for future use
03h	PID	R	12h	Product Identification
04h	RID	R	Metal	Revision Identification
05h	FID	R	00h	Feature Identification (trim)
06h to 10h	-	_	-	Reserved for future use
11h	PROG	RW	C8h	Output voltage settings and (trim)
12h	PGOOD	RW	00h	Power good and active discharge settings (partial trim)
13h	TIME	RW	1Dh	Enabling and DVS timings (trim)
14h	COMMAND	RW	00h	Enabling and Operating mode Command register (partial trim)
15h	MODULE	RW	80h	Active module count settings
16h	LIMCONF	RW	E3h	Reset and limit configuration register (partial trim)
17h to 1Fh	-	-	-	Reserved for future use
20h to FFh	_	-	-	Reserved. Test Registers

Table 16. I<sup>2</sup>C REGISTERS MAP DEFAULT CONFIGURATION (NCP6343M)

Add.	Register Name	Type	Def.	Function
00h	INT_ACK	RC	00h	Interrupt register
01h	INT_SEN	R	00h	Sense register (real time status)
02h	-	-	=	Reserved for future use
03h	PID	R	12h	Product Identification
04h	RID	R	Metal	Revision Identification
05h	FID	R	00h	Feature Identification (trim)
06h to 10h	-	-	=	Reserved for future use
11h	PROG	RW	B4h	Output voltage settings and (trim)
12h	PGOOD	RW	00h	Power good and active discharge settings (partial trim)
13h	TIME	RW	1Dh	Enabling and DVS timings (trim)
14h	COMMAND	RW	00h	Enabling and Operating mode Command register (partial trim)
15h	MODULE	RW	80h	Active module count settings
16h	LIMCONF	RW	E3h	Reset and limit configuration register (partial trim)
17h to 1Fh	-	-	-	Reserved for future use
20h to FFh	_	-	_	Reserved. Test Registers

# Table 17. I<sup>2</sup>C REGISTERS MAP DEFAULT CONFIGURATION (NCP6343X)

Add.	Register Name	Type	Def.	Function
00h	INT_ACK	RC	00h	Interrupt register
01h	INT_SEN	R	00h	Sense register (real time status)
02h	-	-	=	Reserved for future use
03h	PID	R	12h	Product Identification
04h	RID	R	Metal	Revision Identification
05h	FID	R	01h	Feature Identification (trim)
06h to 10h	-	-	-	Reserved for future use
11h	PROG	RW	E4h	Output voltage settings and (trim)
12h	PGOOD	RW	00h	Power good and active discharge settings (partial trim)
13h	TIME	RW	19h	Enabling and DVS timings (trim)
14h	COMMAND	RW	00h	Enabling and Operating mode Command register (partial trim)
15h	MODULE	RW	80h	Active module count settings
16h	LIMCONF	RW	E3h	Reset and limit configuration register (partial trim)
17h to 1Fh	-	-	-	Reserved for future use
20h to FFh	-	_	_	Reserved. Test Registers

# **Registers Description**

# Table 18. INTERRUPT ACKNOWLEDGE REGISTER

Name: INTACK	(				Address: 00h				
Type: RC					Default: 00000000b (00h)				
Trigger: Dual E	ger: Dual Edge [D7D0]								
D7	D6		D5	D4	D3	D2	D1	D0	
ACK_TSD	ACK_TWA	RN	ACK_TPREW	Spare = 0	Spare= 0	ACK_UVLO	ACK_IDCDC	ACK_PG	
Bit					Bit Descr	iption			
ACK_F	PG	0: 0	wer Good Sense A Cleared OCDC Power Goo	-					
ACK_IDO	CDC	DCDC Over Current Sense Acknowledgement 0: Cleared 1: DCDC Over Current Event detected							
ACK_U\	/LO	0: 0	der Voltage Sense Deared Jnder Voltage Eve		ent				
ACK_TPF	REW	Thermal Pre Warning Sense Acknowledgement 0: Cleared 1: Thermal Pre Warning Event detected							
ACK_TWARN Thermal Warning Sense Acknowledgement 0: Cleared 1: Thermal Warning Event detected									
ACK_T	SD	0: 0	ermal Shutdown S Cleared Thermal Shutdowr		gement				

### **Table 19. INTERRUPT SENSE REGISTER**

Name: INTSE	N				Address: 01h					
Type: R					Default: 00000000b (00h)					
Trigger: N/A										
D7	D6		D5	D4	D3	D2	D1	D0		
SEN_TSD	SEN_TWA	RN	SEN_TPREW	Spare = 0	Spare = 0	SEN_UVLO	SEN_IDCDC	SEN_PG		
Bit					Bit Descr	iption	•	•		
SEN_	PG	0: E	ver Good Sense OCDC Output Voltag OCDC Output Voltag		l range					
0: DCDC			DCDC over current sense D: DCDC output current is below limit 1: DCDC output current is over limit							
SEN_U	IVLO	0: lı	der Voltage Sense nput Voltage higher t nput Voltage lower th							
SEN_TF	PREW	Thermal Pre Warning Sense 0: Junction temperature below thermal pre–warning limit 1: Junction temperature over thermal pre–warning limit								
SEN_TWARN Thermal Warning Sense 0: Junction temperature below thermal warning limit 1: Junction temperature over thermal warning limit										
SEN_	TSD	0: J	ermal Shutdown Sen unction temperature unction temperature	below thermal						

# Table 20. PRODUCT ID REGISTER

Name: PID				Address: 03h				
Type: R				Default: 00010010b (12h)				
Trigger: N/A				Reset on N/A				
D7 D6 D5 D4				D3	D2	D1	D0	
PID_7	PID_6	PID_5	PID_4	PID_3	PID_2	PID_1	PID_0	

# Table 21. REVISION ID REGISTER

Name: RID				Address: 04h				
Type: R				Default: Metal	Default: Metal			
Trigger: N/A								
D7	D6	D5	D4	D3	D2	D1	D0	
Spare = 0	Spare	= 0 Spare = 0	Spare = 0	RID_3	RID_2	RID_1	RID_0	
Bit				Bit Description				
RID[30]		0000: First silicon	Revision Identification 0000: First silicon 0100: Optimized silicon					

# **Table 22. FEATURE ID REGISTER**

Name: FID					Address: 05h				
Type: R					Default: Metal				
Trigger: N/A									
D7	D6	06 D5 D4			D3	D2	D1	D0	
Spare = 0	Spare :	= 0	Spare = 0	Spare = 0	FID_3	FID_2	FID_1	FID_0	
Bit					Bit Description				
FID[30]			ture Identification D: Default Configu						

# Table 23. DC to DC VOLTAGE PROG REGISTER

Name: PROG					Address: 11h					
Type: RW			Default: See Reg	Default: See Register map						
Trigger: N/A										
D7		D6	D5	D4	D3	D2	D2 D1 D0			
EN	EN				Vout[60]					
Bit		•			Bit Des	Bit Description				
Vout[60]		ne DC to DC converter output 00b = 600 mV - 1111111b = 1393.75 mV (steps of 6.25 mV)								
EN	EN Pin Ga 0: Disabled 1: Enabled	ď								

### **Table 24. POWER GOOD REGISTER**

Name: PGOOD	)			Address: 12h				
Type: RW				Default: See Register map				
Trigger: N/A								
D7	D6	D5	D4	D3	D2	D1	D0	
Spare = 0	Spare =	0 Spare = 0	DISCHG	Spare = 0	Spare = 0	PGDVS	PGDCDC	
Bit				Bit Description				
PGDCE	)C	Power Good Enal 0 = Disabled 1 = Enabled	bling					
PGDV:	S	Power Good Activ 0 = Disabled 1 = Enabled	re On DVS					
DISCHG Active discharge bit Enabling 0 = Discharge path disabled 1 = Discharge path enabled								

# **Table 25. TIMING REGISTER**

Name: TIME				Address: 13h				
Type: RW			Default: See Register map					
Trigger: N/A								
D7	D6	D5	D4	D3	D2	D1	D0	
	DELAY[20	)]	DVSd	down[10]	DVSup	DBN_Tir	ne[10]	
Bi	t			Bit Desc	ription			
DBN_Tin	ne[10]	EN debounce time 00 = No debounce $01 = 1-2 \mu\text{s}$ $10 = 2-3 \mu\text{s}$ $11 = 3-4 \mu\text{s}$						
DVS	Sup	0 = 6.25 mV step /	DVS Speed for up DVS 0 = 6.25 mV step / 0.166 μs 1 = 6.25 mV step / 2.666 μs					
DVSdow	/n[10]	DVS Speed for do 00 = 6.25 mV step 01 = 6.25 mV step 10 = 6.25 mV step 11 = 6.25 mV step	/ 0.333 μs / 0.666 μs / 1.333 μs					
DELAY	[20]	Delay applied upor 000b = 0 ms - 111		s of 2 ms)				

### **Table 26. COMMAND REGISTER**

Name: COMM	AND				Address: 14h				
Type: RW					Default: See Register map				
Trigger: N/A									
D7	D6		D5	D4	D3	D2	D1	D0	
PWM	Spare =	: 0	DVSMODE	Sleep_Mode	Spare = 0	Spare = 0	Spare = 0	Spare = 0	
Bit	•	•			Bit Description				
Sleep_M	ode	0 = 1	p mode _ow Iq mode whe =orce product in s						
DVSMO	DE	0 = 8	transition mode : Auto Forced PWM	selection					
PWM DCDC Operating mode 0 = Auto 1 = Forced PWM									

# Table 27. OUTPUT STAGE MODULE SETTINGS REGISTER

Name: MODU	Name: MODULE				Address: 15h				
Type: RW	Type: RW				Default: See Register map				
Trigger: N/A									
D7	D7 D6 D5 D4			D3	D2	D1	D0		
	MODUL[30]			Spare =0	Spare =0	Spare =0	Spare =0		
Bit				Bit Descrip	otion		•		
MODUL	[30]	Number of modules 0000 = 1 Module - 0111 ~ 1111 = 8 Modules (Steps of 1)							

### **Table 28. LIMITS CONFIGURATION REGISTER**

Name: LIMCON	<b>IF</b>			Adress: 16h				
Type: RW				Default: See Register map				
Trigger: N/A								
D7	D6	D6 D5 D4		D3	D2	D1	D0	
IPEA	K[10]	TPW	H[10]	Spare = 0	FORCERST	RSTSTATUS	REARM	
Bit				Bit De	escription			
REAR	M	Rearming of device after TSD  0: No re–arming after TSD  1: Re–arming active after TSD with no reset of I <sup>2</sup> C registers: new power–up sequence is initiated w previously programmed I <sup>2</sup> C registers values						
RSTSTAT	rus	Reset Indicator E 0: Must be writte 1: Default (loade	n to 0 after reg					
FORCEF	RST	Force Reset Bit 0 = Default value. Self cleared to 0 1: Force reset of internal registers to default						
TPWTH[10]  Thermal pre–Warning threshold settings 00 = 83°C 01 = 94°C 10 = 105°C 11 = 116°C								
IPEAK  Inductor peak current settings 00 = 2.9 A (Iload 2.0 A) 01 = 2.9 A (Iload 2.0 A) 10 = 3.4 A (Iload 2.5 A) 11 = 3.9 A (Iload 3.0 A)								

#### APPLICATION INFORMATION




Figure 45. Typical Application Schematic

#### **Output Filter Design Considerations**

The output filter introduces a double pole in the system at a frequency of:

$$f_{LC} = \frac{1}{2 \cdot \pi \cdot \sqrt{1 \cdot C}}$$

NCP6343 internal compensation network is optimized for a typical output filter comprising a 470 nH inductor and  $22\,\mu\text{F}$  capacitor as describes in the basic application schematic is described by Figure 16.

#### **Voltage Sensing Considerations**

In order to regulate power supply rail, NCP6343 should sense its output voltage. Thanks to the FB pin, the IC can support two sensing methods:

- Normal case: the voltage sensing is achieved close to the output capacitor. In that case, FB is connected to the output capacitor positive terminal (voltage to regulate).
- Remote sensing: In remote sensing, the power supply rail sense is made close to the system powered by the NCP6343. The voltage to system is more accurate, since PCB line impedance voltage drop is within the regulation loop. In that case, we recommend connecting the FB pin to the system decoupling capacitor positive terminal.

### **Components Selection**

#### **Inductor Selection**

The inductance of the inductor is determined by given peak-to-peak ripple current  $I_{L\_PP}$  of approximately 20% to 50% of the maximum output current  $I_{OUT\_MAX}$  for a trade-off between transient response and output ripple. The inductance corresponding to the given current ripple is:

$$L = \frac{\left(V_{\text{IN}} - V_{\text{OUT}}\right) \cdot V_{\text{OUT}}}{V_{\text{IN}} \cdot f_{\text{SW}} \cdot I_{\text{L\_PP}}}$$

The selected inductor must have high enough saturation current rating to be higher than the maximum peak current that is

$$I_{L\_MAX} = I_{OUT\_MAX} + \frac{I_{L\_PP}}{2}$$

The inductor also needs to have high enough current rating based on temperature rise concern. Low DCR is good for efficiency improvement and temperature rise reduction. Table 29 shows recommended.

**Table 29. INDUCTOR SELECTION** 

Supplier	Part #	Value (μH)	Size (mm) (L x I x T)	DC Rated Current (A)	DCR Max at 25°C (mΩ)
Cyntec	PIFE20161B-R47-MS-11	0.47	2.0 x 1.6 x 1.2	3.9	36
Cyntec	PIFE25201T-R47-MS-11	0.47	2.5 x 2.0 x 1.0	4.5	41
токо	DFE201612P-H-R47M	0.47	2.0 x 1.6 x 1.2	4.3	33
TOKO	DFE201610R-H-R47N	0.47	2.0 x 1.6 x 1.0	3.3	48
TOKO	DFE201612R-H-R47N	0.47	2.0 x 1.6 x 1.2	3.8	40
TDK	TFM252010A-R47M	0.47	2.5 x 2.0 x 1.0	4.5	30
TDK	SPM6530T-R47M170	0.47	7.1 x 6.5 x 3.0	20	4

#### **Output Capacitor Selection**

The output capacitor selection is determined by output voltage ripple and load transient response requirement. For high transient load performance high output capacitor value must be used. For a given peak—to—peak ripple current  $I_{L\_PP}$  in the inductor of the output filter, the output voltage ripple across the output capacitor is the sum of three components as below.

$$V_{OUT PP} \approx V_{OUT PP(C)} + V_{OUT PP(ESR)} + V_{OUT PP(ESL)}$$

Where  $V_{OUT\_PP(C)}$  is a ripple component by an equivalent total capacitance of the output capacitors,  $V_{OUT\_PP(ESR)}$  is a ripple component by an equivalent ESR of the output capacitors, and  $V_{OUT\_PP(ESL)}$  is a ripple component by an equivalent ESL of the output capacitors. In PWM operation mode, the three ripple components can be obtained by

$$\begin{split} V_{OUT\_PP(C)} = & \frac{I_{L\_PP}}{8 \cdot C \cdot f_{SW}}, \text{ and } V_{OUT\_PP(ESR)} = I_{L\_PP} \cdot ESR \\ V_{OUT\_PP(ESL)} = & \frac{ESL}{FSI_- + I_-} \cdot V_{IN} \end{split}$$

and the peak-to-peak ripple current is

$$I_{L\_PP} = \frac{\left(V_{IN} - V_{OUT}\right) \cdot V_{OUT}}{V_{IN} \cdot f_{SW} \cdot L}$$

In applications with all ceramic output capacitors, the main ripple component of the output ripple is  $V_{OUT\_PP(C)}$ . So that the minimum output capacitance can be calculated regarding to a given output ripple requirement  $V_{OUT\_PP}$  in PWM operation mode.

$$C_{MIN} = \frac{I_{L\_PP}}{8 \cdot V_{OUT\_PP} \cdot f_{SW}}$$

#### **Input Capacitor Selection**

One of the input capacitor selection guides is the input voltage ripple requirement. To minimize the input voltage ripple and get better decoupling in the input power supply rail, ceramic capacitor is recommended due to low ESR and ESL. The minimum input capacitance regarding to the input ripple voltage  $V_{\rm IN\ PP}$  is

$$C_{IN\_MIN} = \frac{I_{OUT\_MAX} \cdot (D - D^2)}{V_{IN\_PP} \cdot f_{SW}} \qquad \text{where} \qquad D = \frac{V_{OUT}}{V_{IN}}$$

In addition, the input capacitor needs to be able to absorb the input current, which has a RMS value of

$$I_{\text{IN\_RMS}} = I_{\text{OUT\_MAX}} \cdot \sqrt{D - D^2}$$

The input capacitor also needs to be sufficient to protect the device from over voltage spike, and normally at least 4.7  $\mu$ F capacitor is required. The input capacitor should be located as close as possible to the IC. All PGNDs are connected together to the ground terminal of the input cap which then connects to the ground plane. All PVIN are connected together to the Vbat terminal of the input cap which then connects to the Vbat plane.

#### **Electrical Layout Considerations**

Good electrical layout is a key to make sure proper operation, high efficiency, and noise reduction. Electrical layout guidelines are:

- Use wide and short traces for power paths (such as PVIN, VOUT, SW, and PGND) to reduce parasitic inductance and high-frequency loop area. It is also good for efficiency improvement.
- The device should be well decoupled by input capacitor and input loop area should be as small as possible to reduce parasitic inductance, input voltage spike, and noise emission.
- SW node should be a large copper, but compact because it is also a noise source.
- It would be good to have separated ground planes for PGND and AGND and connect the two planes at one point. Try best to avoid overlap of input ground loop and output ground loop to prevent noise impact on output regulation.
- Arrange a "quiet" path for output voltage sense, and make it surrounded by a ground plane.

#### **Thermal Layout Considerations**

Good PCB layout helps high power dissipation from a small package with reduced temperature rise. Thermal layout guidelines are:

- A four or more layers PCB board with solid ground planes is preferred for better heat dissipation.
- More free vias are welcome to be around IC to connect the inner ground layers to reduce thermal impedance.
- Use large area copper especially in top layer to help thermal conduction and radiation.
- Use two layers for the high current paths (PVIN, PGND, SW) in order to split current in two different paths and limit PCB copper self heating.




Figure 46. Layout Recommendation




Figure 47. Demo Board Example

Input capacitor placed as close as possible to the IC.

**PVIN** directly connected to Cin input capacitor, and then connected to the Vin plane. Local mini planes used on the top layer (blue) and layer just below top layer (white) with laser vias.

**AVIN** connected to the Vin plane just after the capacitor. **AGND** directly connected to the GND plane.

**PGND** directly connected to Cin input capacitor, and then connected to the GND plane: Local mini planes used on the top layer (blue) and layer just below top layer (white) with laser vias.

**SW** connected to the Lout inductor with trace between input capacitor terminals on top layer (blue) and local mini planes on the layer just below top layer (white) with laser vias.


# **ORDERING INFORMATION**


Device	Marking	Package	Comment	Shipping <sup>†</sup>
NCP6343FCT1G	6343	WLCSP15 without Back Coating (Pb–Free)	I2C address 0x1C (0011100x b)	3000 / Tape & Reel
NCP6343AFCCT1G	6343A	WLCSP15 with Back Coating (Pb–Free)	I2C address 0x14 (0010100x b)	3000 / Tape & Reel
NCP6343BFCCT1G	6343B	WLCSP15 with Back Coating (Pb–Free)	I2C address 0x1C (0011100x b)	3000 / Tape & Reel
NCP6343DFCCT1G	6343D	WLCSP15 with Back Coating (Pb–Free)	I2C address 0x14 (0010100x b)	3000 / Tape & Reel
NCP6343AVFCCT1G	6343V	WLCSP15 with Back Coating (Pb–Free)	I2C address 0x14 (0010100x b)	3000 / Tape & Reel
NCP6343SFCCT1G	6343S	WLCSP15 with Back Coating (Pb–Free)	I2C address 0x10 (0010000x b)	3000 / Tape & Reel
NCP6343MFCCT1G	6343M	WLCSP15 with Back Coating (Pb–Free)	I2C address 0x18 (0011000x b)	3000 / Tape & Reel
NCP6343XFCCT1G	6343X	WLCSP15 with Back Coating (Pb–Free)	I2C address 0x1C (0011100x b)	3000 / Tape & Reel


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS

#### WLCSP15, 1.34x1.99 CASE 567GB **ISSUE B**








#### NOTES:

- DIMENSIONING AND TOLERANCING PER
- ASME Y14.5M, 1994.
  CONTROLLING DIMENSION: MILLIMETERS.
- COPLANARITY APPLIES TO SPHERICAL CROWNS OF SOLDER BALLS.

	MILLIMETERS					
DIM	MIN MAX					
Α		0.60				
A1	0.17	0.23				
A2	0.33	0.39				
b	0.24	0.29				
D	1.34 BSC					
Е	1.99 BSC					
е	0.40	BSC				

#### **RECOMMENDED SOLDERING FOOTPRINT\***



DIMENSIONS: MILLIMETERS

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. Coverage may be accessed at <a href="https://www.onsemi.com/site/par/-atent\_-warking.pgr">www.onsemi.com/site/par/-atent\_-warking.pgr</a>. On Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative