National Semiconductor is now part of Texas Instruments.

Search http://www.ti.com/ for the latest technical information and details on our current products and services.



ADC0844/ADC0848 8-Bit µP Compatible A/D Converters with Multiplexer Options

General Description

The ADC0844 and ADC0848 are CMOS 8-bit successive approximation A/D converters with versatile analog input multiplexers. The 4-channel or 8-channel multiplexers can be software configured for single-ended, differential or pseudo-differential modes of operation.

The differential mode provides low frequency input common mode rejection and allows offsetting the analog range of the converter. In addition, the A/D's reference can be adjusted enabling the conversion of reduced analog ranges with 8-bit resolution.

The A/Ds are designed to operate from the control bus of a wide variety of microprocessors. TRI-STATE output latches that directly drive the data bus permit the A/Ds to be configured as memory locations or I/O devices to the microprocessor with no interface logic necessary.

Features

- Easy interface to all microprocessors
- Operates ratiometrically or with 5 V_{DC} voltage reference
- No zero or full-scale adjust required
- 4-channel or 8-channel multiplexer with address logic
- Internal clock
- 0V to 5V input range with single 5V power supply
- 0.3 standard width 20-pin or 24-pin DIP
- 28 Pin Molded Chip Carrier Package


Key Specifications

Resolution 8 Bits
 Total Unadjusted Error ±½ LSB and ± 1 LSB

Single Supply $5 V_{DC}$ Low Power 15 mW

■ Conversion Time 40 µs


Block Diagram



^{*} ADC0848 shown in DIP Package CH5-CH8 not included on the ADC0844


Connection Diagrams

Molded Chip Carrier Package




Top View See Ordering Information

Dual-In-Line Package



Dual-In-Line Package



Ordering Information

Temperature	Total Unadj	usted Error	MUX	Doolsono Outlino
Range	±½ LSB	±1 LSB	Channels	Package Outline
		ADC0844CCN	4	N20A
0°C to +70°C		ADC0644CCN	4	Molded Dip
0 0 10 +70 0	ADC0848BCN	ADC0848CCN	8	N24D
				Molded Dip
	ADC0844BCJ*	ADC0844CCJ*	4	J20A
				Cerdip
-40°C to +85°C	ADC0848BCV	ADC0848CCV	8	V28A
-40 C to +65 C	ADC0040BCV	ADC0040CCV	0	Molded Chip Carrier
	ADC0848BC\/Y	ADC0848CCVX	8	V28A Molded Chip Carrier
	ADC0040BCVX	ADC0646CCVX	0	in Tape and Reel

^{*} Product/package combination obsolete; shown for reference only

Absolute Maximum Ratings (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V_{CC}) 6.5V Voltage Logic Control Inputs -0.3V to +15V At Other Inputs and Outputs -0.3V to $V_{CC}+0.3V$ Input Current at Any Pin (Note 3) 5 mA Package Input Current (Note 3) 20 mA Storage Temperature -65°C to +150°C Package Dissipation at T_△=25°C 875 mW ESD Susceptibility (Note 4) 800V Lead Temperature (Soldering, 10 seconds)

Dual-In-Line Package (Plastic) 260°C

Dual-In-Line Package (Ceramic)	300°C
Molded Chip Carrier Package	
Vapor Phase (60 seconds)	215°C
Infrared (15 seconds)	220°C

Operating Conditions

(Notes 1, 2)

Supply Voltage (V_{CC}) 4.5 V_{DC} to 6.0 V_{DC} Temperature Range $T_{MIN} \le T_A \le T_{MAX}$ ADC0844CCN, ADC0848BCN, $0^{\circ}C \le T_A \le 70^{\circ}C$

ADC0848CCN

ADC0844BCJ *, ADC0844CCJ -40° C \leq T_A \leq 85 $^{\circ}$ C

ADC0848BCV, ADC0848CCV

Electrical Characteristics

The following specifications apply for $V_{CC} = 5 \ V_{DC}$ unless otherwise specified. **Boldface limits apply from T_{MIN} to T_{MAX}**; all other limits $T_{\Delta} = T_{i} = 25^{\circ}C$.

Paramatan.	O and distance		844BCJ (No 844CCJ (No	•	ADC084	ADC0844C0 BBCN, ADC BBCV, ADC	0848CCN	Limit
Parameter	Conditions	Typ (Note 5)	Tested Limit (Note 6)	Design Limit (Note 7)	Typ (Note 5)	Tested Limit (Note 6)	Design Limit (Note 7)	Units
CONVERTER AND MULTIPLEXER CHA	RACTERISTICS							
Maximum Total	V_{REF} =5.00 V_{DC}							
Unadjusted Error	(Note 8)							
ADC0844BCN, ADC0848BCN, BCV						±½	±1/2	LSB
ADC0844CCN, ADC0848CCN, CCV						±1	±1	LSB
ADC0844CCJ (Note 12)			±1					LSB
Minimum Reference Input Resistance		2.4	1.1		2.4	1.2	1.1	kΩ
Maximum Reference Input Resistance		2.4	5.9		2.4	5.4	5.9	kΩ
Maximum Common-Mode Input Voltage	(Note 9)		V _{CC} +0.05			V _{CC} +0.05	V _{CC} +0.05	V
Minimum Common-Mode Input Voltage	(Note 9)		GND -0.05			GND -0.05	GND -0.05	٧
DC Common-Mode Error	Differential Mode	±1/16	±1/4		±1/16	±1/4	±1/4	LSB
Power Supply Sensitivity	V _{CC} =5V±5%	±1/16	±1/8		±1/16	±1/8	±1/8	LSB
Off Channel Leakage Current	(Note 10) On Channel=5V, Off Channel=0V		-1			-0.1	-1	μΑ
	On Channel=0V, Off Channel=5V		1			0.1	1	μΑ
DIGITAL AND DC CHARACTERISTICS	1	1		1		1	r	
V _{IN(1)} , Logical "1" Input Voltage (Min)	V _{CC} =5.25V		2.0			2.0	2.0	V
V _{IN(0)} , Logical "0" Input Voltage (Max)	V _{CC} =4.75V		0.8			0.8	0.8	V
I _{IN(1)} , Logical "1" Input Current (Max)	V _{IN} =5.0V	0.005	1		0.005		1	μΑ
I _{IN(0)} , Logical "0" Input Current (Max)	V _{IN} =0V	-0.005	-1		-0.005		-1	μΑ
V _{OUT(1)} , Logical "1" Output Voltage (Min)	V _{CC} =4.75V, I _{OUT} =-360 μA I _{OUT} =-10 μA		2.4 4.5			2.8 4.6	2.4 4.5	V V

^{*} Product/package combination obsolete; shown for reference only.

Parameter	Conditions		844BCJ (No 844CCJ (No	,	ADC0848	CN C0848CCN C0848CCV	Limit	
raiametei	Conditions	Typ (Note 5)	Tested Limit (Note 6)	Design Limit (Note 7)	Typ (Note 5)	Tested Limit (Note 6)	Design Limit (Note 7)	Units
								V
V _{OUT(0)} , Logical "0" Output Voltage (Max)	V _{CC} =4.75V, I _{OUT} =1.6 mA		0.4			0.34	0.4	V
I TDI STATE Output Current (Mov)	V _{OUT} =0V	-0.01	-3		-0.01	-0.3	-3	μΑ
I _{OUT} , TRI-STATE Output Current (Max)	V _{OUT} =5V	0.01	3		0.01	0.3	3	μΑ
I _{SOURCE} , Output Source Current (Min)	V _{OUT} =0V	-14	-6.5		-14	-7.5	-6.5	mA
I _{SINK} , Output Sink Current (Min)	V _{OUT} =V _{CC}	16	8.0		16	9.0	8.0	mA
I _{CC} , Supply Current (Max)	CS =1, V _{REF} Open	1	2.5		1	2.3	2.5	mA


AC Electrical Characteristics

The following specifications apply for $V_{CC} = 5V_{DC}$, $t_r = t_f = 10$ ns unless otherwise specified. **Boldface limits apply from T_{MIN} to T_{MAX}**; all other limits $T_A = T_i = 25$ °C.


Parameter	Conditions	Typ (Note 5)	Tested Limit (Note 6)	Design Limit (Note 7)	Units
t _C , Maximum Conversion Time (See Graph)		30	40	60	μs
$t_{W(\overline{WR})}$, Minimum \overline{WR} Pulse Width	(Note 11)	50	150		ns
$t_{\text{ACC}},$ Maximum Access Time (Delay from Falling Edge of $\overline{\text{RD}}$ to Output Data Valid)	C _L = 100 pF (Note 11)	145		225	ns
$t_{1H},t_{0H},$ TRI-STATE Control (Maximum Delay from Rising Edge of \overline{RD} to Hi-Z State)	$C_L = 10 \text{ pF}, R_L = 10 \text{k}$ (Note 11)	125		200	ns
$t_{WI},t_{RI},$ Maximum Delay from Falling Edge of \overline{WR} or \overline{RD} to Reset of \overline{INTR}	(Note 11)	200	400		ns
t _{DS} , Minimum Data Set-Up Time	(Note 11)	50	100		ns
t _{DH} , Minimum Data Hold Time	(Note 11)	0	50		ns
C _{IN} , Capacitance of Logic Inputs		5			pF
C _{OUT} , Capacitance of Logic Outputs		5			pF

- Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.
- Note 2: All voltages are measured with respect to the ground pins.
- **Note 3:** When the input voltage (V_{IN}) at any pin exceeds the power supply rails $(V_{IN} < V^- \text{or } V_{IN} > V^+)$ the absolute value of the current at that pin should be limited to 5 mA or less. The 20 mA package input current limits the number of pins that can exceed the power supply boundaries with a 5 mA current limit to four.
- Note 4: Human body model, 100 pF discharged through a 1.5 k Ω resistor.
- Note 5: Typical figures are at 25°C and represent most likely parametric norm.
- Note 6: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).
- Note 7: Design limits are guaranteed by not 100% tested. These limits are not used to calculate outgoing quality levels.
- Note 8: Total unadjusted error includes offset, full-scale, linearity, and multiplexer error.
- Note 9: For $V_{IN}(-) \ge V_{IN}(+)$ the digital output code will be 0000 0000. Two on-chip diodes are tied to each analog input, which will forward-conduct for analog input voltages one diode drop below ground or one diode drop greater than V_{CC} supply. Be careful during testing at low V_{CC} levels (4.5V), as high level analog inputs (5V) can cause this input diode to conduct, especially at elevated temperatures, and cause errors for analog inputs near full-scale. The spec allows 50 mV forward bias of either diode. This means that as long as the analog V_{IN} does not exceed the supply voltage by more than 50 mV, the output code will be correct. To achieve an absolute 0 V_{DC} to 5 V_{DC} input voltage range will therefore require a minimum supply voltage of 4.950 V_{DC} over temperature variations, initial tolerance and loading.
- Note 10: Off channel leakage current is measured after the channel selection.
- Note 11: The temperature coefficient is 0.3%/°C.
- Note 12: This product/package combination is obsolete. Shown for reference only.

Typical Performance Characteristics




501631




Output Current vs.







501633




Conversion Time vs. Temperature




Conversion Time vs. V_{SUPPLY}



501636



TRI-STATE Test Circuits and Waveforms



GND 50%
GND 10%

DATA OUTPUTS
GND 500%

S01605

 $t_{r} = 20 \text{ ns}$

 $t_r = 20 \text{ ns}$

6

 t_{1H} , $C_L = 10 pF$

TOH VCC DATA OUTPUT

Toh, C_L = 10 pF

V_{CC}

FD

GND


DATA
OUTPUTS

V_{OL}


10%

501607

Leakage Current Test Circuit





Timing Diagrams



Note 13: Read strobe must occur at least 600 ns after the assertion of interrupt to guarantee reset of $\overline{\text{INTR}}$. Note 14: MA stands for MUX address.

Using the Previously Selected Channel Configuration and Starting a Conversion





Functional Description

The ADC0844 and ADC0848 contain a 4-channel and 8channel analog input multiplexer (MUX) respectively. Each MUX can be configured into one of three modes of operation differential, pseudo-differential, and single ended. These modes are discussed in the Applications Information Section. The specific mode is selected by loading the MUX address latch with the proper address (see Table 1 and Table 2). Inputs to the MUX address latch (MA0-MA4) are common with data bus lines (DB0-DB4) and are enabled when the RD line is high. A conversion is initiated via the CS and WR lines. If the data from a previous conversion is not read, the INTR line will be low. The falling edge of WR will reset the INTR line high and ready the A/D for a conversion cycle. The rising edge of WR, with RD high, strobes the data on the MA0/DB0-MA4/ DB4 inputs into the MUX address latch to select a new input configuration and start a conversion. If the $\overline{\text{RD}}$ line is held low during the entire low period of WR the previous MUX configuration is retained, and the data of the previous conversion is the output on lines DB0-DB7. After the conversion cycle (t_C ≤ 40 µs), which is set by the internal clock frequency, the digital data is transferred to the output latch and the $\overline{\text{INTR}}$ is asserted low. Taking CS and RD low resets INTR output high and outputs the conversion result on the data lines (DB0-DB7).

Applications Information

1.0 MULTIPLEXER CONFIGURATION

The design of these converters utilizes a sampled-data comparator structure which allows a differential analog input to be converted by a successive approximation routine.

The actual voltage converted is always the difference between an assigned "+" input terminal and a "-" input terminal. The polarity of each input terminal of the pair being converted indicates which line the converter expects to be the most positive. If the assigned "+" input is less than the "-" input the converter responds with an all zeros output code.

A unique input multiplexing scheme has been utilized to provide multiple analog channels. The input channels can be software configured into three modes: differential, single ended, or pseudo-differential. Figure 1 shows the three modes using the 4-channel MUX ADC0844. The eight inputs of the ADC0848 can also be configured in any of the three modes. In the differential mode, the ADC0844 channel inputs are grouped in pairs, CH1 with CH2 and CH3 with CH4. The polarity assignment of each channel in the pair is interchangeable. The single-ended mode has CH1-CH4 assigned as the positive input with the negative input being the analog ground (AGND) of the device. Finally, in the pseudo-differential mode CH1-CH3 are positive inputs referenced to CH4 which is now a pseudo-ground. This pseudo-ground input can be set to any potential within the input common-mode range of the converter. The analog signal conditioning required in transducerbased data acquisition systems is significantly simplified with this type of input flexibility. One converter package can now handle ground referenced inputs and true differential inputs as well as signals with some arbitrary reference voltage.

The analog input voltages for each channel can range from 50 mV below ground to 50 mV above V_{CC} (typically 5V) without degrading conversion accuracy.


TABLE 1. ADC0844 MUX ADDRESSING

MUX Address				CS	WR	RD	Channel#					MUX Mode
MA3	MA2	MA1	MA0	CS	Wh hb	CH1	CH2	СНЗ	CH4	AGND	WIOX Wode	
X	L	L	L	L		Н	+	-	•	¥		
Х	L	L	Н	L	NP	н	-	+				Differential
Х	L	н	L	L		н			+	_		Dillerential
Х	L	н	Н	L		н			-	+		
L	Н	L	L	L		Н	+				-	
L	Н	L	Н	L	NP	н		+			-	Oinele Feder
L	Н	н	L	L		н			+		-	Single-Ended
L	н	н	Н	L		н				+	_	
Н	Н	L	L	L		Н	+		•	_		
Н	Н	L	Н	L	NP	н		+		-		Pseudo-
Н	Н	н	L	L		н			+	-		Differential
X	Х	Х	Х	L	NP	L	Previous Channel Configuration					

X = don't care, NP = negative pulse

4 Single-Ended CH1 (+) CH2 (+) (+) (+) AGND(-) 501612

3 Pseudo-Differential






FIGURE 1. Analog Input Multiplexer Options

2.0 REFERENCE CONSIDERATIONS

The voltage applied to the reference input of these converters defines the voltage span of the analog input (the difference between $V_{\mathsf{IN}(\mathsf{MAX})}$ and $V_{\mathsf{IN}(\mathsf{MIN})}$) over which the 256 possible output codes apply. The devices can be used in either ratiometric applications or in systems requiring absolute accuracy. The reference pin must be connected to a voltage source capable of driving the minimum reference input resistance of 1.1 $\mathsf{k}\Omega.$ This pin is the top of a resistor divider string used for the successive approximation conversion.

In a ratiometric system (Figure 2a), the analog input voltage is proportional to the voltage used for the A/D reference. This voltage is typically the system power supply, so the V_{REF} pin can be tied to V_{CC} . This technique relaxes the stability requirements of the system reference as the analog input and A/D reference move together maintaining the same output

code for a given input condition. For absolute accuracy (Figure 2b), where the analog input varies between very specific voltage limits, the reference pin can be biased with a time and temperature stable voltage source. The LM385 and LM336 reference diodes are good low current devices to use with these converters.

The maximum value of the reference is limited to the V_{CC} supply voltage. The minimum value, however, can be quite small (see Typical Performance Characteristics) to allow direct conversions of transducer outputs providing less than a 5V output span. Particular care must be taken with regard to noise pickup, circuit layout and system error voltage sources when operating with a reduced span due to the increased sensitivity of the converter (1 LSB equals $V_{REF}/256$).

3.0 THE ANALOG INPUTS

3.1 Analog Differential Voltage Inputs and Common-Mode Rejection

The differential input of these converters actually reduces the effects of common-mode input noise, a signal common to both selected "+" and "-" inputs for a conversion (60 Hz is most typical). The time interval between sampling the "+" input and then the "-" inputs is ½ of a clock period. The change in the common-mode voltage during this short time interval can cause conversion errors. For a sinusoidal common-mode signal this error is:

 $V_{\text{ERROR(MAX)}} = V_{\text{peak}} (2\pi f_{\text{CM}}) \times 0.5 \times \left(\frac{t_{\text{C}}}{8}\right)$

501638

where f_{CM} is the frequency of the common-mode signal, V_{peak} is its peak voltage value and t_C is the conversion time. For a 60 Hz common-mode signal to generate a ¼ LSB error (\approx 5 mV) with the converter running at 40 μ S, its peak value would have to be 5.43V. This large a common-mode signal is much greater than that generally found in a well designed data acquisition system.

TABLE 2. ADC0848 MUX Addressing

		X Addr			cs	WR	RD		1			Chann					MUX Mode
MA4	MA3	MA2	MA1	MA0				CH1	CH2	СНЗ	CH4	CH5	CH6	CH7	CH8	AGND	
Х	L	L	L	L	L		Н	+	_								
X	L	L	L	Н	L		Н	_	+								
X	L	L	Н	L	L		Н			+	_						
X	L	L	Н	Н	L	NP	Н			_	+						D:#ti-1
X	L	Н	L	L	L		Н					+	_		İ		Differential
Х	L	н	L	Н	L		Н					_	+		İ		
Х	L	Н	Н	L	L		Н							+	-		
Х	L	Н	Н	н	L		Н							_	+		
L	Н	L	L	L	L		Н	+								-	
L	Н	L	L	Н	L		Н		+							-	
L	Н	L	Н	L	L		Н			+						-	
L	Н	L	Н	Н	L	NP	Н				+					-	Cinale Ended
L	Н	Н	L	L	L		Н					+				-	Single-Ended
L	Н	Н	L	Н	L		Н						+		İ	-	
L	Н	Н	Н	L	L		Н							+	İ	-	
L	Н	Н	Н	н	L		Н								+	-	
Н	Н	L	L	L	L		Н	+							_		
Н	Н	L	L	Н	L		Н		+						-		
Н	Н	L	Н	L	L		Н			+					-		Б
Н	Н	L	Н	Н	L	NP	Н				+				-		Pseudo- Differential
Н	Н	н	L	L	L		Н					+			_		Dillerential
Н	Н	Н	L	н	L		Н						+		-		
Н	н	Н	Н	L	L		н							+	-		
X	Х	Х	Χ	Х	L		L		•	Prev	ious Ch	nannel	Configu	uration	•		

X = don't care, NP = negative pulse

3.2 Input Current

Due to the sampling nature of the analog inputs, short duration spikes of current enter the "+" input and exit the "–" input at the clock edges during the actual conversion. These currents decay rapidly and do not cause errors as the internal comparator is strobed at the end of a clock period. Bypass capacitors at the inputs will average these currents and cause an effective DC current to flow through the output resistance of the analog signal source. Bypass capacitors should not be used if the source resistance is greater than 1 k Ω .

3.3 Input Source Resistance

The limitation of the input source resistance due to the DC leakage currents of the input multiplexer is important. A worst-case leakage current of \pm 1 μ A over temperature will create a 1 mV input error with a 1 k Ω source resistance. An op amp

RC active low pass filter can provide both impedance buffering and noise filtering should a high impedance signal source be required.

4.0 OPTIONAL ADJUSTMENTS

4.1 Zero Error

The zero of the A/D does not require adjustment. If the minimum analog input voltage value, $V_{\text{IN}(\text{MIN})},$ is not ground, a zero offset can be done. The converter can be made to output 0000 0000 digital code for this minimum input voltage by biasing any V_{IN} (–) input at this $V_{\text{IN}(\text{MIN})}$ value. This is useful for either differential or pseudo-differential modes of input channel configuration.


The zero error of the A/D converter relates to the location of the first riser of the transfer function and can be measured by grounding the V- input and applying a small magnitude positive voltage to the V+ input. Zero error is the difference between actual DC input voltage which is necessary to just cause an output digital code transition from 0000 0000 to 0000 0001 and the ideal ½ LSB value (½ LSB=9.8 mV for $V_{REF}{=}5.000~V_{DC}).$

4.2 Full-Scale

The full-scale adjustment can be made by applying a differential input voltage which is 1 $\frac{1}{2}$ LSB down from the desired analog full-scale voltage range and then adjusting the magnitude of the V_{REF} input for a digital output code changing from 1111 1110 to 1111 1111.

4.3 Adjusting for an Arbitrary Analog Input Voltage Range

If the analog zero voltage of the A/D is shifted away from ground (for example, to accommodate an analog input signal which does not go to ground), this new zero reference should be properly adjusted first. A $V_{\rm IN}$ (+) voltage which equals this desired zero reference plus ½ LSB (where the LSB is calculated for the desired analog span, 1 LSB = analog span/256) is applied to selected "+" input and the zero reference voltage at the corresponding "–" input should then be adjusted to just obtain the $00_{\rm HEX}$ to $01_{\rm HEX}$ code transition.






FIGURE 2. Referencing Examples

b) Absolute with a Reduced Span

The full-scale adjustment should be made [with the proper V_{IN} (–) voltage applied] by forcing a voltage to the V_{IN} (+) input which is given by:


$$V_{IN}$$
 (+) fs adj = $V_{MAX} - 1.5 \left[\frac{(V_{MAX} - V_{MIN})}{256} \right]$

where V_{MAX} =the high end of the analog input range and V_{MIN} =the low end (the offset zero) of the analog range. (Both are ground referenced.)


The $\rm V_{REF}$ (or $\rm V_{CC})$ voltage is then adjusted to provide a code change from $\rm FE_{HEX}$ to $\rm FF_{HEX}.$ This completes the adjustment procedure.


For an example see the Zero-Shift and Span Adjust circuit below.

Zero-Shift and Span Adjust (2V≤V_{IN}≤5V)




Differential Voltage Input 9-Bit A/D






Protecting the Input



Diodes are 1N914


High Accuracy Comparators




DO = all 1s if $V_{IN}(+)>V_{IN}(-)$

 $DO = all \ 0s \ if \ V_{IN}(+) {<} V_{IN}(-)$

Operating with Automotive Ratiometric Transducers




 * V_{IN}(–)=0.15 V_{CC} 15% of V_{CC} \leq V_{XDR} \leq 85% of V_{CC}



Note: DUT pin numbers in parentheses are for ADC0844, others are for ADC0848.


Start a Conversion without Updating the Channel Configuration



 $\overline{\text{CS}}$ •WR will update the channel configuration and start a conversion.

 $\overline{\text{CS}} \bullet \overline{\text{RD}} \text{ will read the conversion data and start a new conversion without updating the channel configuration.}$

Waiting for the end of this conversion is not necessary. A $\overline{\text{CS}} \bullet \overline{\text{WR}}$ can immediately follow the $\overline{\text{CS}} \bullet \overline{\text{RD}}$.




SAMPLE PROGRAM FOR ADC0844—INS8039 INTERFACE CONVERTING TWO RATIOMETRIC, DIFFERENTIAL SIGNALS

		ORG	0H	
04 10		JMP	BEGIN	;START PROGRAM AT ADDR 10
		ORG	10H	;MAIN PROGRAM
B9 FF	BEGIN:	MOV	R1,#0FFH	;LOAD R1 WITH A UNUSED ADDR
				;LOCATION
B8 20		MOV	R0,#20H	;A/D DATA ADDRESS
89 FF		ORL	P1,#0FFH	;SET PORT 1 OUTPUTS HIGH
23 00		MOV	A,00H	;LOAD THE ACC WITH A/D MUX DATA
				;CH1 AND CH2 DIFFERENTIAL
14 50		CALL	CONV	;CALL THE CONVERSION SUBROUTINE
23 02		MOV	A,#02H	;LOAD THE ACC WITH A/D MUX DATA
				;CH3 AND CH4 DIFFERENTIAL
18		INC	R0	;INCREMENT THE A/D DATA ADDRESS
14 50		CALL	CONV	;CALL THE CONVERSION SUBROUTINE
	B9 FF B8 20 89 FF 23 00 14 50 23 02	B9 FF BEGIN: B8 20 89 FF 23 00 14 50 23 02	04 10 JMP ORG B9 FF BEGIN: MOV B8 20 MOV 89 FF ORL 23 00 MOV 14 50 CALL 23 02 MOV 18 INC	04 10 JMP BEGIN ORG 10H B9 FF BEGIN: MOV R1,#0FFH B8 20 MOV R9,#20H ORL P1,#0FFH 23 00 MOV A,00H 14 50 CALL CONV A,#02H 18 INC R0

;CONTINUE MAIN PROGRAM

;CONVERSION SUBROUTINE ;ENTRY:ACC—A/D MUX DATA ;EXIT: ACC—CONVERTED DATA

			ORG	50H	
0050	99 FE	CONV:	ANL	P1,#0FEH	;CHIP SELECT THE A/D
0052	91		MOVX	@R1,A	;LOAD A/D MUX & START CONVERSION
0053	09	LOOP:	IN	A,P1	;INPUT INTR STATE
0054	32 53		JB1	LOOP	;IF INTR = 1 GOTO LOOP
0056	81		MOVX	A,@R1	;IF INTR = 0 INPUT A/D DATA
0057	89 01		ORL	P1,&01H	;CLEAR THE A/D CHIP SELECT
0059	A0		MOV	@R0,A	;STORE THE A/D DATA
005A	83		RET		;RETURN TO MAIN PROGRAM




SAMPLE PROGRAM FOR ADC0848—NSC800 INTERFACE


0008		NCONV	EQU	16	
000F		DEL	EQU	15	;DELAY 50 µsec CONVERSION
001F		CS	EQU	1FH	;THE BOARD ADDRESS
3C00		ADDTA	EQU	003CH	;START OF RAM FOR A/D
					;DATA
0000′	08 09 0A 0B	MUXDTA:	DB	08H,09H,0AH,0BH	;MUX DATA
0004′	0C 0D 0E 0F		DB	0CH,0DH,0EH,0FH	
0008′	0E 1F	START:	LD	C,CS	
000A'	06 16		LD	B,NCONV	
000C'	21 0000′		LD	HL,MUXDTA	
000F'	11 003C		LD	DE,ADDTA	
0012'	ED A3	STCONV:	OUTI		;LOAD A/D'S MUX DATA
55.2					AND START A CONVERSION
0014'	EB		EX	DE,HL	;HL=RAM ADDRESS FOR THE
					;A/D DATA
0015'	3E 0F		LD	A,DEL	
0017	3D	WAIT:	DEC	Α	;WAIT 50 µsec FOR THE
0018′	C2 0013'		JP	NZ,WAIT	;CONVERSION TO FINISH
001B'	ED A2		INI		;STORE THE A/D'S DATA
55.2					:CONVERTED ALL INPUTS?
001D'	EB		EX	DE,HL	
001E'	C2 000E'		JP	NZ,STCONV	;IF NOT GOTO STCONV
			END		
I					

Note 15: This routine sequentially programs the MUX data latch in the signal-ended mode. For CH1-CH8 a conversion is started, then a 50 μs wait for the A/D to complete a conversion and the data is stored at address ADDTA for CH1, ADDTA + 1 for CH2, etc.


Physical Dimensions inches (millimeters) unless otherwise noted





Ceramic Dual-In-Line Package (J) (product obsolete in this package) NS Package Number J20A



Molded Dual-In-Line Package (N) NS Package Number N20A








N24D (REVB)

Molded Dual-In-Line Package (N) NS Package Number N24D



Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Pr	oducts	De	sign Support	
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench	
Audio	www.national.com/audio	App Notes	www.national.com/appnotes	
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns	
Data Converters	www.national.com/adc	Samples	www.national.com/samples	
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards	
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging	
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green	
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts	
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality	
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback	
Voltage Reference	www.national.com/vref	Design Made Easy	www.national.com/easy	
PowerWise® Solutions	www.national.com/powerwise	Solutions	www.national.com/solutions	
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero	
Temperature Sensors	www.national.com/tempsensors	Solar Magic®	www.national.com/solarmagic	
Wireless (PLL/VCO)	www.national.com/wireless	Analog University®	www.national.com/AU	

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2008 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com German Tel: +49 (0) 180 5010 771 English Tel: +44 (0) 870 850 4288 National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: ion.feedback@nsc.com