

### **IXDF504 / IXDI504 / IXDN504 4 Ampere Dual Low-Side Ultrafast MOSFET Drivers**

### **Features**

- Built using the advantages and compatibility of CMOS and IXYS HDMOSTM processes
- Latch-Up Protected up to 4 Amps
- High Peak Output Current: 4A Peak
- Wide Operating Range: 4.5V to 30V
- -55°C to +125°C Extended Operating **Temperature**
- High Capacitive Load Drive Capability: 1800pF in <15ns
- Matched Rise And Fall Times
- Low Propagation Delay Time
- Low Output Impedance
- Low Supply Current
- Two Drivers in Single Chip

### **Applications**

- Driving MOSFETs and IGBTs
- Motor Controls
- Line Drivers
- Pulse Generators
- Local Power ON/OFF Switch
- Switch Mode Power Supplies (SMPS)
- DC to DC Converters
- Pulse Transformer Driver
- Class D Switching Amplifiers
- Power Charge Pumps

### **General Description**

The IXDF504, IXDI504 and IXDN504 each consist of two 4- Amp CMOS high speed MOSFET Gate Drivers for driving the latest IXYS MOSFETs & IGBTs. Each of the outputs can source and sink 4 Amps of Peak Current while producing voltage rise and fall times of less than 15ns. The input of each driver is TTL or CMOS compatible and is virtually immune to latch up. Patented\* design innovations eliminate cross conduction and current "shoot-through". Improved speed and drive capabilities are further enhanced by very fast, matched rise and fall times.

The IXDF504 is configured with one Gate Driver Inverting + one Gate Driver Non-Inverting. The IXDI504 is configured as a Dual Inverting Gate Driver, and the IXDN504 is configured as a Dual Non-Inverting Gate Driver.

The IXDF504, IXDI504 and IXDN504 are each available in the 8-Pin P-DIP (PI) package, the 8-Pin SOIC (SIA) package, and the 6-Lead DFN (D1) package, (which occupies less than 65% of the board area of the 8-Pin SOIC).

\*United States Patent 6,917,227



#### **Ordering Information**

**NOTE:** All parts are lead-free and RoHS Compliant

### **First Release**

# **HIXYS**

**Figure 1 - IXDF504 Inverting + Non-Inverting 4A Gate Driver Functional Block Diagram**



**Figure 2 - IXDI504 Dual Inverting 4A Gate Driver Functional Block Diagram**



**Figure 3 - IXDN504 Dual 4A Non-Inverting Gate Driver Functional Block Diagram**



**\* United States Patent 6,917,227**



### **Absolute Maximum Ratings (1) Operating Ratings (2)**





### **Electrical Characteristics @**  $T_A = 25 \text{ °C}$  **<sup>(3)</sup>**

Unless otherwise noted,  $4.5$ V  $\leq$  V<sub>CC</sub>  $\leq 30$ V .

All voltage measurements with respect to GND. IXD\_504 configured as described in *Test Conditions*. All specifications are for one channel.



IXYS reserves the right to change limits, test conditions, and dimensions.



### **Electrical Characteristics @ temperatures over -55 <sup>o</sup>C to 125 <sup>o</sup>C (3)**

Unless otherwise noted,  $4.5V \leq V_{\text{cc}} \leq 30V$ , Tj <  $150^{\circ}$ C

All voltage measurements with respect to GND. IXD\_504 configured as described in *Test Conditions*. All specifications are for one channel.



#### **Notes:**

- 1. Operating the device beyond the parameters listed as "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.
- 2. The device is not intended to be operated outside of the Operating Ratings.
- 3. Electrical Characteristics provided are associated with the stated Test Conditions.
- 4. Typical values are presented in order to communicate how the device is expected to perform, but not necessarily to highlight any specific performance limits within which the device is guaranteed to function.

 $*$  The following notes are meant to define the conditions for the  $\theta_{j-A}$ ,  $\theta_{j-C}$  and  $\theta_{j-S}$  values:

1) The  $\theta_{\rm JA}$ (typ) is defined as junction to ambient. The  $\theta_{\rm JA}$  of the standard single die 8-Lead PDIP and 8-Lead SOIC are dominated by the resistance of the package, and the IXD\_5XX are typical. The values for these packages are natural convection values with vertical boards and the values would be lower with forced convection. For the 6-Lead DFN package, the  $\theta_{1A}$  value supposes the DFN package is soldered on a PCB. The  $\theta_{\text{LA}}$  (typ) is 200 °C/W with no special provisions on the PCB, but because the center pad provides a low thermal resistance to the die, it is easy to reduce the  $\theta_{J,A}$  by adding connected copper pads or traces on the PCB. These can reduce the  $\theta_{J,A}$  (typ) to 125 °C/W easily, and potentially even lower. The  $\theta_{\perp A}$  for DFN on PCB without heatsink or thermal management will vary significantly with size, construction, layout, materials, etc. This typical range tells the user what he is likely to get if he does no thermal management. 2)  $\theta_{\text{LC}}$  (max) is defined as juction to case, where case is the large pad on the back of the DFN package. The  $\theta_{\text{LC}}$  values are generally not published for the PDIP and SOIC packages. The  $\theta_{\perp C}$  for the DFN packages are important to show the low thermal resistance from junction to the die attach pad on the back of the DFN, -- and a guardband has been added to be safe.

3) The  $\theta_{1.5}$  (typ) is defined as junction to heatsink, where the DFN package is soldered to a thermal substrate that is mounted on a heatsink. The value must be typical because there are a variety of thermal substrates. This value was calculated based on easily available IMS in the U.S. or Europe, and not a premium Japanese IMS. A 4 mil dialectric with a thermal conductivity of 2.2W/mC was assumed. The result was given as typical, and indicates what a user would expect on a typical IMS substrate, and shows the potential low thermal resistance for the DFN package.

# **LIXYS**

## **IXDF504 / IXDI504 / IXDN504**

### **Pin Description**



**CAUTION: Follow proper ESD procedures when handling and assembling this component.**

### **Pin Configurations**



**Figure 4 - Characteristics Test Diagram**



IXYS reserves the right to change limits, test conditions, and dimensions.







Fig. 11 Input Threshold Levels vs. Temperature  $V_{\text{SUPPLY}} = 15V$ 3 Input Threshold Level (V) 2.5 2 Positive going input 1.5 ive going inp 1 0.5  $\mathbf{0}$  $^{50}$  0  $^{50}$  Temperature (C)  $^{100}$  150 Fig. 13 Propagation Delay vs. Supply Voltage Falling Input,  $C_{LOP} = 1000pF$ 45 Propagation Delay Time (ns) 40 35 30 25 20 15 10 5 0 0 5 10 15 20 25 30 35 Supply Voltage (V) Fig. 15 Quiescent Current vs. Supply Voltage  $V_{IN} = 0V$ 10 Quiesent Current (uA) Quiesent Current (uA) 1 0.1 0.01 0 5 10 15 20 25 30 35 Supply Voltage (V)



















### **Supply Bypassing, Grounding Practices And Output Lead inductance**

When designing a circuit to drive a high speed MOSFET utilizing the IXD 504, it is very important to observe certain design criteria in order to optimize performance of the driver. Particular attention needs to be paid to **Supply Bypassing**, **Grounding**, and minimizing the **Output Lead Inductance**.

Say, for example, we are using the IXD\_504 to charge a 2500pF capacitive load from 0 to 25 volts in 25ns.

Using the formula:  $I_C = C (\Delta V/\Delta t)$ , where  $\Delta V = 25V$  C=2500pF & ∆t=25ns, we can determine that to charge 2500pF to 25 volts in 25ns will take a constant current of 2.5A. (In reality, the charging current won't be constant and will peak somewhere around 4A).

#### **SUPPLY BYPASSING**

 $LIXYS$ 

In order for our design to turn the load on properly, the IXD\_504 must be able to draw this 2.5A of current from the power supply in the 25ns. This means that there must be very low impedance between the driver and the power supply. The most common method of achieving this low impedance is to bypass the power supply at the driver with a capacitance value that is an order of magnitude larger than the load capacitance. Usually, this would be achieved by placing two different types of bypassing capacitors, with complementary impedance curves, very close to the driver itself. (These capacitors should be carefully selected and should have low inductance, low resistance and high-pulse current-service ratings). Lead lengths may radiate at high frequency due to inductance, so care should be taken to keep the lengths of the leads between these bypass capacitors and the IXD\_504 to an absolute minimum.

#### **GROUNDING**

In order for the design to turn the load off properly, the IXD\_504 must be able to drain this 2.5A of current into an adequate grounding system. There are three paths for returning current that need to be considered: Path #1 is between the IXD\_504 and its load. Path #2 is between the IXD\_504 and its power supply. Path #3 is between the IXD 504 and whatever logic is driving it. All three of these paths should be as low in resistance and inductance as possible, and thus as short as practical. In addition, every effort should be made to keep these three ground paths distinctly separate. Otherwise, the returning ground current from the load may develop a voltage that would have a detrimental effect on the logic line driving the IXD 504.

#### **OUTPUT LEAD INDUCTANCE**

Of equal importance to Supply Bypassing and Grounding are issues related to the Output Lead Inductance. Every effort should be made to keep the leads between the driver and its load as short and wide as possible. If the driver must be placed farther than 0.2" (5mm) from the load, then the output leads should be treated as transmission lines. In this case, a twistedpair should be considered, and the return line of each twisted pair should be placed as close as possible to the ground pin of the driver, and connected directly to the ground terminal of the load.

# **LIXYS**

## **IXDF504 / IXDI504 / IXDN504**





IXYS Corporation 3540 Bassett St; Santa Clara, CA 95054 Tel: 408-982-0700; Fax: 408-496-0670 e-mail: sales@ixys.net www.ixys.com

IXYS Semiconductor GmbH Edisonstrasse15 ; D-68623; Lampertheim Tel: +49-6206-503-0; Fax: +49-6206-503627 e-mail: marcom@ixys.de