



V_{DSS}	300V
$R_{DS(on)}$ typ.	25.5mΩ
max.	32mΩ
I_D	70A



Applications

- High Efficiency Synchronous Rectification in SMPS
- Uninterruptible Power Supply
- High Speed Power Switching
- Hard Switched and High Frequency Circuits

Benefits

- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dI/dt Capability
- Lead-Free

G	D	S
Gate	Drain	Source

Base Part Number	Package Type	Standard Pack		Orderable Part Number
		Form	Quantity	
IRFP4868PbF	TO-247AC	Tube	25	IRFP4868PbF

Absolute Maximum Ratings

Symbol	Parameter	Max.	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	70	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	49	
I_{DM}	Pulsed Drain Current ①	280	
$P_D @ T_C = 25^\circ C$	Maximum Power Dissipation	517	W
	Linear Derating Factor	3.4	W/°C
V_{GS}	Gate-to-Source Voltage	± 20	V
T_J	Operating Junction and	-55 to + 175	°C
T_{STG}	Storage Temperature Range		
	Soldering Temperature, for 10 seconds (1.6mm from case)	300	
	Mounting torque, 6-32 or M3 screw	10lbf.in (1.1N.m)	

Avalanche Characteristics

E_{AS} (Thermally limited)	Single Pulse Avalanche Energy ②	1093	mJ
I_{AR}	Avalanche Current ①	See Fig. 14, 15, 22a, 22b	A
E_{AR}	Repetitive Avalanche Energy ①		mJ

Thermal Resistance

Symbol	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case ⑦⑧	—	0.29	
$R_{\theta CS}$	Case-to-Sink, Flat Greased Surface	0.24	—	°C/W
$R_{\theta JA}$	Junction-to-Ambient	—	40	

Static @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	300	—	—	V	$V_{GS} = 0V, I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}/\Delta T_J}$	Breakdown Voltage Temp. Coefficient	—	0.29	—	V/ $^\circ\text{C}$	Reference to 25°C , $I_D = 5\text{mA}$ ①
$R_{DS(\text{on})}$	Static Drain-to-Source On-Resistance	—	25.5	32	$\text{m}\Omega$	$V_{GS} = 10V, I_D = 42\text{A}$ ④
$V_{GS(\text{th})}$	Gate Threshold Voltage	3.0	—	5.0	V	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$
I_{DSS}	Drain-to-Source Leakage Current	—	—	20	μA	$V_{DS} = 300V, V_{GS} = 0V$
		—	—	250	μA	$V_{DS} = 300V, V_{GS} = 0V, T_J = 125^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage	—	—	-100	nA	$V_{GS} = -20V$
R_G	Internal Gate Resistance	—	1.1	—	Ω	

Dynamic @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
g_{fs}	Forward Transconductance	80	—	—	S	$V_{DS} = 50V, I_D = 42\text{A}$
Q_g	Total Gate Charge	—	180	270	nC	$I_D = 42\text{A}$
Q_{gs}	Gate-to-Source Charge	—	60	—	nC	$V_{DS} = 150V$
Q_{gd}	Gate-to-Drain ("Miller") Charge	—	57	—	nC	$V_{GS} = 10V$ ④
Q_{sync}	Total Gate Charge Sync. ($Q_g - Q_{gd}$)	—	123	—	nC	$I_D = 42\text{A}, V_{DS} = 0V, V_{GS} = 10V$
$t_{d(on)}$	Turn-On Delay Time	—	24	—	ns	$V_{DD} = 195V$
t_r	Rise Time	—	16	—	ns	$I_D = 42\text{A}$
$t_{d(off)}$	Turn-Off Delay Time	—	62	—	ns	$R_G = 1.0\Omega$
t_f	Fall Time	—	45	—	ns	$V_{GS} = 10V$ ④
C_{iss}	Input Capacitance	—	10774	—	pF	$V_{GS} = 0V$
C_{oss}	Output Capacitance	—	612	—	pF	$V_{DS} = 50V$
C_{rss}	Reverse Transfer Capacitance	—	193	—	pF	$f = 1.0 \text{ MHz, See Fig. 5}$
$C_{oss \text{ eff. (ER)}}$	Effective Output Capacitance (Energy Related) ⑥	—	406	—	pF	$V_{GS} = 0V, V_{DS} = 0V \text{ to } 240V$ ⑥, See Fig. 11
$C_{oss \text{ eff. (TR)}}$	Effective Output Capacitance (Time Related) ⑤	—	710	—	pF	$V_{GS} = 0V, V_{DS} = 0V \text{ to } 240V$ ⑤

Diode Characteristics

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
I_S	Continuous Source Current (Body Diode)	—	—	70	A	MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	Pulsed Source Current (Body Diode) ①	—	—	280	A	
V_{SD}	Diode Forward Voltage	—	—	1.3	V	$T_J = 25^\circ\text{C}, I_S = 42\text{A}, V_{GS} = 0V$ ④
dv/dt	Peak Diode Recovery ③	—	7.3	—	V/ns	$T_J = 25^\circ\text{C}, I_S = 42\text{A}, V_{DS} = 300V$
t_{rr}	Reverse Recovery Time	—	351	—	ns	$T_J = 25^\circ\text{C}$
		—	454	—	ns	$T_J = 125^\circ\text{C}$ $V_R = 255V, I_F = 42A$
Q_{rr}	Reverse Recovery Charge	—	2520	—	nC	$T_J = 25^\circ\text{C}$ $di/dt = 100\text{A}/\mu\text{s}$ ④
		—	3686	—	nC	$T_J = 125^\circ\text{C}$
I_{RRM}	Reverse Recovery Current	—	16	—	A	$T_J = 25^\circ\text{C}$
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:







- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Limited by $T_{J\text{max}}$, starting $T_J = 25^\circ\text{C}$, $L = 1.2\text{mH}$ $R_G = 50\Omega, I_{AS} = 42\text{A}, V_{GS} = 10V$. Part not recommended for use above this value.
- ③ $ISD \leq 42\text{A}$, $di/dt \leq 1706\text{A}/\mu\text{s}$, $V_{DD} \leq V_{(\text{BR})\text{DSS}}$, $T_J \leq 175^\circ\text{C}$.
- ④ Pulse width $\leq 400\mu\text{s}$; duty cycle $\leq 2\%$.

⑤ $C_{oss \text{ eff. (TR)}}$ is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .

⑥ $C_{oss \text{ eff. (ER)}}$ is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .

⑦ R_θ is measured at T_J approximately 90°C .

⑧ $R_{\theta\text{JC}}$ value shown is at time zero.

**Fig 1.** Typical Output Characteristics**Fig 2.** Typical Output Characteristics**Fig 3.** Typical Transfer Characteristics**Fig 4.** Normalized On-Resistance vs. Temperature**Fig 5.** Typical Capacitance vs. Drain-to-Source Voltage**Fig 6.** Typical Gate Charge vs. Gate-to-Source Voltage




Fig 7. Typical Source-to-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current vs. Case Temperature




Fig 10. Drain-to-Source Breakdown Voltage




Fig 11. Typical Coss Stored Energy




Fig 12. Maximum Avalanche Energy vs. Drain Current




Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 14. Typical Avalanche Current vs. Pulsewidth




Fig 15. Maximum Avalanche Energy vs. Temperature






Notes on Repetitive Avalanche Curves , Figures 14, 15: (For further info, see AN-1005 at www.irf.com)

1. Avalanche failures assumption:
Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax} . This is validated for every part type.
2. Safe operation in Avalanche is allowed as long as T_{jmax} is not exceeded.
3. Equation below based on circuit and waveforms shown in Figures 16a, 16b.
4. $P_{D(ave)}$ = Average power dissipation per single avalanche pulse.
5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
6. I_{av} = Allowable avalanche current.
7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 14, 15).
- t_{av} = Average time in avalanche.
- D = Duty cycle in avalanche = $t_{av} \cdot f$
- $Z_{thJC}(D, t_{av})$ = Transient thermal resistance, see Figures 13)

$$P_{D(ave)} = 1/2 (1.3 \cdot BV \cdot I_{av}) = \Delta T / Z_{thJC}$$

$$I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{thJC}]$$

$$E_{AS(AR)} = P_{D(ave)} \cdot t_{av}$$

**Fig. 16** Threshold Voltage vs. Temperature**Fig. 17** Typical Recovery Current vs. di_F/dt **Fig 18.** Typical Recovery Current vs. di_F/dt **Fig 19.** Typical Stored Charge vs. di_F/dt **Fig 20.** Typical Stored Charge vs. di_F/dt





Fig 21. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs





Fig 22a. Unclamped Inductive Test Circuit

Fig 22b. Unclamped Inductive Waveforms





Fig 23a. Switching Time Test Circuit

Fig 23b. Switching Time Waveforms






Fig 24a. Gate Charge Test Circuit

Fig 24b. Gate Charge Waveform

TO-247AC Package Outline

Dimensions are shown in millimeters (inches)



SYMBOL	DIMENSIONS				NOTES
	INCHES		MILLIMETERS		
	MIN.	MAX.	MIN.	MAX.	
A	.190	.204	4.83	5.20	
A1	.090	.100	2.29	2.54	
A2	.075	.085	1.91	2.16	
b	.042	.052	1.07	1.33	
b2	.075	.094	1.91	2.41	
b4	.113	.133	2.87	3.38	
c	.022	.026	0.55	0.68	
D	.819	.830	20.80	21.10	4
D1	.640	.694	16.25	17.65	5
E	.620	.635	15.75	16.13	4
E1	.512	.570	13.00	14.50	
E2	.145	.196	3.68	5.00	
e	.215	Typical	5.45	Typical	
L	.780	.800	19.80	20.32	
L1	.161	.173	4.10	4.40	
Ø P	.138	.143	3.51	3.65	
Q	.216	.236	5.49	6.00	
S	.238	.248	6.04	6.30	

LEAD ASSIGNMENTS**HEXFET**

- 1.- GATE
- 2.- DRAIN
- 3.- SOURCE
- 4.- DRAIN

IGBTs, CoPACK

- 1.- GATE
- 2.- COLLECTOR
- 3.- Emitter
- 4.- COLLECTOR

DIODES

- 1.- ANODE/OPEN
- 2.- CATHODE
- 3.- ANODE

NOTES:


- 1 DIMENSIONING AND TOLERANCING AS PER ASME Y14.5M 1994.
- 2 DIMENSIONS ARE SHOWN IN INCHES AND MILLIMETERS.
- 3 CONTOUR OF SLOT OPTIONAL.
- 4 DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005" (.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 5 THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS D1 & E1.
- 6 LEAD FINISH UNCONTROLLED IN L1.
- 7 Ø P TO HAVE A MAXIMUM DRAFT ANGLE OF 1.5° TO THE TOP OF THE PART WITH A MAXIMUM HOLE DIAMETER OF .154 INCH.

TO-247AC Part Marking Information

Notes: This part marking information applies to devices produced after 02/26/2001

EXAMPLE: THIS IS AN IRFPE30
WITH ASSEMBLY
LOT CODE 5657
ASSEMBLED ON WW 35, 2001
IN THE ASSEMBLY LINE "H"

Note: "P" in assembly line position
indicates "Lead-Free"



TO-247 package is not recommended for Surface Mount Application.

Note: For the most current drawing please refer to IR website at <http://www.irf.com/package/>

Qualification information[†]

Qualification level	Industrial ^{††} (per JEDEC JESD47F ^{†††} guidelines)	
Moisture Sensitivity Level	TO-247AC	N/A
RoHS compliant	Yes	

[†] Qualification standards can be found at International Rectifier's web site
<http://www.irf.com/product-info/reliability>

^{††} Higher qualification ratings may be available should the user have such requirements.
Please contact your International Rectifier sales representative for further information:
<http://www.irf.com/whoto-call/salesrep/>

^{†††} Applicable version of JEDEC standard at the time of product release.

Data and specifications subject to change without notice.

International
IOR Rectifier

IR WORLD HEADQUARTERS: 101N Sepulveda., El Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7903
Visit us at www.irf.com for sales contact information.