



The QE202 series is targeted towards mobile platforms such as cell phones,

MIDs, Netbooks and other "power and

space" sensitive applications.

Applications

Features


- FCC approved method of EMI attenuation
- Non-PLL phase controlled active EMI management architecture
- Generates a 1X low EMI Phase Modulated replication of the input signal
- VDD 1.65V ~ 2.0V, 10MHz to 38MHz
- VDD 2.5V ~ 3.6V, 10MHz to 38MHz
- Multiple Deviation Selections
- Minimum frequency deviation selection capability
- Power Down Mode
- 8-pin WDFN package
- Supports automotive reliability standard: AEC-Q100 Grade 1 and Grade 2 certified

Product Description


The QE202 is a versatile 1x Active EMI management IC designed to provide system wide reduction of Electromagnetic Interference (EMI) and Radio Frequency Interference (RFI) from clock and data sources. The QE202 allows significant system cost savings by reducing the number of circuit board layers, ferrite beads, shielding and other passive components that are traditionally required to pass EMI regulations.

The QE202 family of mobile active EMI management ICs is unique in its design and is based on the phase controlled active EMI management technology. This allows operation on aperiodic as well periodic signals. By the precise placement of the edges of the reconstructed input signal, the peak energy of the output is distributed over a wider and controlled energy band thereby significantly lowering system EMI compared to the typical narrow band signal produced by oscillators and most frequency generators. The QE202 has an input frequency range of 10MHz to 38MHz over a wide voltage range of 1.65V to 3.6V. The device can be placed in a "power save mode" by setting the PDB pin to GND where in it draws typically 0.1uA and also sets the MODOUT pin to a High-Z state. The device has two "deviation control pins" SS1 and SS0 to allow flexibility and optimization of both EMI compliance as well as in system design.

The device is available in 8 pin DFN package.



Pin Configuration



Rev. 1.03

Block Diagram



Pin Description

Pin#	Pin Name	Туре	Description
1	XIN	I	Crystal Oscillator Input
2	XOUT	0	Crystal Oscillator Output
3	PDB	l	Power Down pin. Active Low. Forces MODOUT to High-Z
4	VSS	Р	System ground reference input.
5	MODOUT	0	1X phase modulated buffered output.
6	SS0	I	Deviation Control Pin (refer Functionality Table) Internal Pull-Up Resistor. Recommend external Pull-Down Resistor 0Ω
7	SS1	I	Deviation Control Pin (refer Functionality Table) Internal Pull-Down Resistor Recommend external Pull-Up Resistor 0Ω
8	VDD	0	System Power Supply pin

Operating Conditions

Parameter	Description	Min	Max	Unit
VDD (3.3V)	Supply Voltage	1.65	3.6	V
T _A	Operating Temperature (Ambient Temperature)	-40	+125	°C
CL	Load Capacitance		20	pF
C _{IN}	Input Capacitance		5	pF
Note: Please re	efer to ordering information for T _A			

Absolute Maximum Rating

Symbol	Parameter	Rating	Unit
V _{in}	Voltage on any pin with respect to Ground	-0.5 to +4.6	V
T _{STG}	Storage temperature	-65 to +125	°C
T _s	Max. Soldering Temperature (10 sec)	260	°C
TJ	Junction Temperature	150	°C
T _{DV}	Static Discharge Voltage (As per JEDEC STD22- A114-B)	2	KV
	re stress ratings only and are not implied nor guaranteed for functional use. E onged periods of time may affect device reliability.	xposure to absolute m	aximum ratings

Functional Table

	Freq.	Free				Deviati	i on (%)			
VDD (V)	Range	Freq. (MHz)	SS1	SS0	SS1	SS0	SS1	SS0	SS1	SS0
	(MHz)	(101112)	0	0	0	1	1	0	1	1
	12		±0	.09	±0	.20	±0	.28	±0.	.35
1.8	10 ~ 38	24	±0.13		±0	±0.25		.30	-	
1.8		27	±0.14		±0.23		±0.26		-	
		37	±0	.12	-		-		-	
		12	±0	.06	±0.12		±0.18		±0.22	
3.3	10 ~ 38	24	±0	.10	±0.19		±0.26		±0.32	
5.5	10 * 30	27	±0	.12	±0	.23	±0.31		±0.37	
		37	±0	.12	±0.23		±0.30		±0.32	
Note: Frequence	cy deviation can	vary over v	oltage and	temperatu	re by ±20%					



DC Electrical Characteristics (3.3 +/-0.3V)

Parameter	Description	Test 0	Conditions	Min	Тур	Max	Unit
VDD	Supply Voltage			3.0	3.3	3.6	V
V _{IH}	Input HIGH Voltage			0.66 * VDD			V
V _{IL}	Input LOW Voltage					0.33 * VDD	V
I _{IH}	Input HIGH Current (pin 5 and 6)	$V_{IN} = VD$	D			10	μA
I _{IL}	Input LOW Current (pin 5 and 6)	$V_{IN} = 0V$				10	μA
V _{OH}	Output HIGH Voltage	I _{OH} = -8n	nA	0.75 * VDD			V
V _{OL}	Output LOW Voltage	$I_{OL} = +8r$	mA			0.25 * VDD	V
I _{CC}	Static Supply Current	PDB = V	'SS		0.1	1.0	μA
	Dynamic Supply Current	27MHz	Unloaded		7.0	8.0	mA
I _{DD}	(SS1=1, SS0=1)	10pF load			8.0	9.0	11/A
Z ₀	Output Impedance				25		Ω

Switching Characteristics (3.3V +/-0.3V)

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
INPUT	Input Frequency		10	24	38	MHz
MODOUT	Output Frequency		10	24	38	MHz
Τ _d	Duty Cycle ^{1,2} = $(t_2 / t_1)^*100$	Measured at VDD/2	45	50	55	%
t ₃	Output Rise Time 1,2	Measured between 20% to 80%	0.6	1.5	2.5	nS
t ₄	Output Fall Time 1,2	Measured between 80% to 20%	0.6	1.4	2.5	nS
tJ	Cycle-to-cycle jitter ²	Unloaded outputs 27MHz		±250		pS
Note:	are specified with loaded outputs					

1. All parameters specified with loaded outputs.

2. Parameter is guaranteed by design and characterization. Not 100% tested in production.

DC Electrical Characteristics (1.8 +/-0.15V)

Parameter	Description	Test Conditions		Min	Тур	Max	Unit
VDD	Supply Voltage			1.65	1.8	1.95	V
V _{IH}	Input HIGH Voltage			0.66 * VDD			V
V _{IL}	Input LOW Voltage					0.33 * VDD	V
I _{IH}	Input HIGH Current (pin 5 and 6)	$V_{IN} = VD$	D			10	μA
I _{IL}	Input LOW Current (pin 5 and 6)	$V_{IN} = 0V$,			10	μA
V _{OH}	Output HIGH Voltage	I _{OH} = -4n	mA	0.75 * VDD			V
V _{OL}	Output LOW Voltage	$I_{OL} = +4r$	mA			0.25 * VDD	V
I _{CC}	Static Supply Current	PDB = V	/SS		0.1	1.0	μA
	Dynamic Supply Current	27MHz	Unloaded		3.0	4.0	mA
I _{DD}	(SS1=1, SS0=1)		10pF load		3.5	4.5	ША
Z ₀	Output Impedance				25		Ω



VDD


Switching Characteristics (1.8 +/-0.15V)

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
INPUT	Input Frequency		10	24	38	MHz
MODOUT	Output Frequency		10	24	38	MHz
Τ _d	Duty Cycle ^{1,2} = $(t_2 / t_1)^*100$	Measured at VDD/2	45	50	55	%
t ₃	Output Rise Time 1,2	Measured between 20% to 80%	0.8	1.5	1.8	nS
t ₄	Output Fall Time 1,2	Measured between 80% to 20%	0.8	1.0	1.8	nS
t _J	Cycle-to-cycle jitter ²	Unloaded outputs 27MHz		±250		pS
Noto						


Note:

1. All parameters specified with loaded outputs.

2. Parameter is guaranteed by design and characterization. Not 100% tested in production.




Application Schematic



R1/R2 : Open or 0Ω

Crystal Oscillator Circuit



CL = 2x(Cp-Cs) Cp: load capacitance of Crystal Cs: Stray capacitance (PCB trace + Input cap. of IC)


Ordering Information

Part Number	Temp. Grade Indicator	Temp. Grade	Temp. Range
QE202C	С	Commercial	0°C ~ +70°C
QE202 I	I	Industrial	-20°C ~ +85°C
QE202E	E	AEC-Q100, Grade 2	-40°C ~ +105°C
QE202A	А	AEC-Q100, Grade 1	-40°C ~ +125°C






Package Dimension WDFN (X208)



Recommended footprint



		120					
N	10-229	Э					
WDFN(X208)							
MIN.	MIN. NOM.						
0.70	0.70 0.75						
0.00	0.02	0.05					
0.203 REF.							
0.20	0.30						
2	.00 BS	C					
2	.00 BS	iС					
0	.50 BS	SC					
0.20	_	_					
	WD MIN. 0.70 0.00 0.20 2 2 2 0	MIN. NOM. 0.70 0.75 0.00 0.02 0.203 R 0.20 0.25 2.00 BS 2.00 BS 0.50 BS					

	[D2				E2			LLL		LEAD FINISH		LEAD FINISH		LEAD FINISH		LEAD FINISH		LEAD FINISH		JEDEC CODE	VDFN	WDEN		TDFN	TDFN
PAD	SIZE	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	Pure Tin	PPF	JEDEC CODE	VULIN	WDFIN			OPTION 2								
39*X67	* MIL	1.15	1.20	1.25	0.60	0.65	0.70	0.20	0.35	0.45	V	×	N/A	V	V	32 										

"*" is an universal character, which means maybe replaced by specific character, the actual character please refers to the bonding diagram.

(Unit: mm)