

SBOS474B-APRIL 2011-REVISED NOVEMBER 2011

# **Sound** AUDIO OPERATIONAL AMPLIFIERS

Check for Samples: OPA1602, OPA1604

## FEATURES

- SUPERIOR SOUND QUALITY
- ULTRALOW NOISE: 2.5nV/\/Hz at 1kHz
- ULTRALOW DISTORTION: 0.00003% at 1kHz
- HIGH SLEW RATE: 20V/µs
- WIDE BANDWIDTH: 35MHz (G = +1)
- HIGH OPEN-LOOP GAIN: 120dB
- UNITY GAIN STABLE
- LOW QUIESCENT CURRENT: 2.6mA PER CHANNEL
- RAIL-TO-RAIL OUTPUT
- WIDE SUPPLY RANGE: ±2.25V to ±18V
- DUAL AND QUAD VERSIONS AVAILABLE

# **APPLICATIONS**

- PROFESSIONAL AUDIO EQUIPMENT
- BROADCAST STUDIO EQUIPMENT
- ANALOG AND DIGITAL MIXERS
- HIGH-END A/V RECEIVERS
- HIGH-END BLU-RAY<sup>™</sup> PLAYERS

### DESCRIPTION

The OPA1602 and OPA1604 bipolar-input operational amplifiers achieve very low  $2.5 \text{nV}/\sqrt{\text{Hz}}$  noise density with an ultralow distortion of 0.00003% at 1kHz. The OPA1602 and OPA1604 series of op amps offer rail-to-rail output swing to within 600mV with  $2k\Omega$  load, which increases headroom and maximizes dynamic range. These devices also have a high output drive capability of ±30mA.

These devices operate over a very wide supply range of  $\pm 2.25V$  to  $\pm 18V$ , on only 2.6mA of supply current per channel. The OPA1602 and OPA1604 are unity-gain stable and provide excellent dynamic behavior over a wide range of load conditions.

These devices also feature completely independent circuitry for lowest crosstalk and freedom from interactions between channels, even when overdriven or overloaded.

The OPA1602 and OPA1604 are specified from  $-40^{\circ}$ C to  $+85^{\circ}$ C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. SoundPlus is a trademark of Texas Instruments Incorporated. BLU-RAY is a trademark of Blu-ray Disc Association.

All other trademarks are the property of their respective owners.

# OPA1602 OPA1604



#### SBOS474B-APRIL 2011-REVISED NOVEMBER 2011



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

# ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Over operating free-air temperature range (unless otherwise noted).

		VALUE	UNIT			
Supply Voltage		$V_{\rm S} = (V+) - (V-)$ 40		V		
Input Voltage			(V–) – 0.5 to (V+) + 0.5	V		
Input Current (All	pins except power-supply pins)		±10	mA		
Output Short-Circ	cuit <sup>(2)</sup>		Continuous			
Operating Tempe	erature	-55 to +125	°C			
Storage Tempera	iture		-65 to +150	°C		
Junction Tempera	ature		200	°C		
	Human Body Model (HBM)		4	kV		
ESD Ratings	Charged Device Model (CDM)		1	kV		
	Machine Model (MM)		200	V		

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.

(2) Short-circuit to  $V_S/2$  (ground in symmetrical dual supply setups), one amplifier per package.

#### PACKAGE INFORMATION<sup>(1)</sup>

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	PACKAGE MARKING
0041602	SO-8	D	O1602A
OPA1602	MSOP-8	DGK	OCKQ
OPA1604	SO-14	D	O1604A
	TSSOP-14	PW	O1604A

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

### **PIN CONFIGURATIONS**







SBOS474B-APRIL 2011-REVISED NOVEMBER 2011

www.ti.com

# ELECTRICAL CHARACTERISTICS: $V_s = \pm 2.25V$ to $\pm 18V$

At  $T_A = +25^{\circ}C$  and  $R_L = 2k\Omega$ , unless otherwise noted.  $V_{CM} = V_{OUT}$  = midsupply, unless otherwise noted.

PARAMETERCONDITIONSMINTYPMAXUNITAUDIO PERFORMANCE $G = +1, f = 1 \text{ kHz}, V_0 = 3V_{RMS}$ 0.00003%Total Harmonic Distortion + NoiseTHD+N $G = +1, f = 1 \text{ kHz}, V_0 = 3V_{RMS}$ 0.00003%Intermodulation DistortionIMD $G = +1, V_1 = 2V_1$ 0.00003%	
AUDIO PERFORMANCETotal Harmonic Distortion + NoiseTHD+N $G = +1, f = 1 \text{ kHz}, V_0 = 3V_{RMS}$ $0.00003$ $-130$ dB	PARAMETER
Total Harmonic Distortion + NoiseTHD+N $G = +1, f = 1 \text{ kHz}, V_0 = 3 V_{RMS}$ $0.00003$ %Intermodulation DistortionIMD $G = +1, V = 3 V_{RMS}$ $dB$	
$G = +1, T = 1 \text{ KHz}, V_0 = 3 V_{\text{RMS}} -130 \qquad \text{dB}$	al Harmonic Distortion + Noise THD+N
Intermodulation Distortion IMD $G = \pm 1 V = 2V$	
$\mathbf{W} = \mathbf{V}_{\mathrm{RMS}}$	ermodulation Distortion IMD
0.00003 %	
SMPTE/DIN Two-Tone, 4:1 (60Hz and 7kHz) –130 dB	
DIM 30 0.00003 %	
(3kHz square wave and 15kHz sine wave) –130 dB	
0.00003 %	
CCIF Twin-Tone (19kHz and 20kHz)130 dB	
FREQUENCY RESPONSE	EQUENCY RESPONSE
Gain-Bandwidth Product GBW G = +1 35 MHz	in-Bandwidth Product GBW
Slew Rate      SR      G = -1      20      V/µs	w Rate SR
Full Power Bandwidth <sup>(1)</sup> V <sub>O</sub> = 1V <sub>P</sub> 3 MHz	I Power Bandwidth <sup>(1)</sup>
Overload Recovery Time G = -10 1 µs	erload Recovery Time
NOISE	DISE
Input Voltage Noise f = 20Hz to 20kHz 2.5 µV <sub>PF</sub>	ut Voltage Noise
Input Voltage Noise Density $e_n$ f = 100Hz 2.5 $nV/\sqrt{F}$	en Voltage Noise Density en
f = 1kHz 2.5 nV/√F	
Input Current Noise Density $I_n$ f = 100Hz 2.2 pA/ $\sqrt{F}$	out Current Noise Density
f = 1kHz 1.8 pA/√F	
OFFSET VOLTAGE	FSET VOLTAGE
Input Offset Voltage V <sub>OS</sub> V <sub>S</sub> = ±15V ±0.1 ±1 mV	out Offset Voltage V <sub>OS</sub>
vs Power Supply PSRR $V_{\rm S} = \pm 2.25$ V to $\pm 18$ V 0.5 2 $\mu$ V/V	vs Power Supply PSRR
Channel Separation (Dual and Quad) f = 1kHz -130 dB	annel Separation (Dual and Quad)
INPUT BIAS CURRENT	PUT BIAS CURRENT
Input Bias Current I <sub>B</sub> V <sub>CM</sub> = 0V ±20 ±200 nA	ut Bias Current I <sub>B</sub>
Input Offset Current $I_{OS}$ $V_{CM} = 0V$ $\pm 20$ nA	ut Offset Current I <sub>OS</sub>
INPUT VOLTAGE RANGE	PUT VOLTAGE RANGE
Common-Mode Voltage Range $V_{CM}$ $(V-) + 2$ $(V+) - 2$ V	mmon-Mode Voltage Range V <sub>CM</sub>
Common-Mode Rejection Ratio CMRR $(V-) + 2V \le V_{CM} \le (V+) - 2V, V_S \ge \pm 5V$ 114 120 dB	mmon-Mode Rejection Ratio CMRR
$(V-) + 2V \le V_{CM} \le (V+) - 2V, V_S \le \pm 5V$ 100 110 dB	
	PUT IMPEDANCE
Differential 20k    2 Ω    p	ferential
Common-Mode 10 <sup>9</sup>    2.5 Ω    p	mmon-Mode
OPEN-LOOP GAIN	'EN-LOOP GAIN
Open-Loop Voltage Gain $A_{OI}$ $(V_{-}) + 0.6V \le V_{O} \le (V_{+}) - 0.6V, R_{I} = 2k\Omega, V_{S} \ge \pm 5V$ 114 120 dB	en-Loop Voltage Gain A <sub>OI</sub>
$(V_{-}) + 0.6V \le V_{0} \le (V_{+}) - 0.6V, R_{1} = 2k\Omega, V_{S} \le \pm 5V$ 106 114 dB	
OUTPUT	JTPUT
Voltage Output $V_{OUT}$ $R_{L} = 2k\Omega, A_{OL} \ge 114dB, V_{S} \ge \pm 5V$ $(V-) + 0.6$ $(V+) - 0.6$ V	Itage Output V <sub>OUT</sub>
$R_{\rm L} = 2k\Omega, A_{\rm OI} \ge 106 \text{dB}, V_{\rm S} < \pm 5 \text{V} \qquad (V-) + 0.6 \qquad (V+) - 0.6 \qquad V$	
Output Current I <sub>OUT</sub> See Typical Characteristics mA	tput Current Iour
Open-Loop Output Impedance $Z_{\Omega}$ f = 1MHz 25 $\Omega$	en-Loop Output Impedance Z <sub>0</sub>
Short-Circuit Current <sup>(2)</sup> I <sub>SC</sub> +70/–60 mA	ort-Circuit Current <sup>(2)</sup>
Capacitive Load Drive C <sub>LOAD</sub> See Typical Characteristics pF	pacitive Load Drive CLOAD

(1) Full-power bandwidth = SR/( $2\pi \times V_P$ ), where SR = slew rate.

(2) One channel at a time.

SBOS474B-APRIL 2011-REVISED NOVEMBER 2011

TEXAS INSTRUMENTS

www.ti.com

# ELECTRICAL CHARACTERISTICS: $V_s = \pm 2.25V$ to $\pm 18V$ (continued)

At  $T_A = +25^{\circ}C$  and  $R_L = 2k\Omega$ , unless otherwise noted.  $V_{CM} = V_{OUT} = midsupply$ , unless otherwise noted.

			OPA			
PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLY						
Specified Voltage	Vs		±2.25		±18	V
Quiescent Current <sup>(3)</sup> Dual, per channel	Ι <sub>Q</sub>	I <sub>OUT</sub> = 0A		2.6	3.2	mA
Quad, per channel	Ι <sub>Q</sub>	$I_{OUT} = 0A$		2.8	3.4	mA
TEMPERATURE RANGE						
Specified Range			-40		+85	°C
Operating Range			-55		+125	°C

(3) I<sub>Q</sub> value is based on flash test.

### **THERMAL INFORMATION: OPA1602**

		OPA1602	OPA1602	
	THERMAL METRIC <sup>(1)</sup>	D	DGK	UNITS
		8 PINS	8 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	105.4	154.7	
θ <sub>JCtop</sub>	Junction-to-case (top) thermal resistance	58.6	49.7	
$\theta_{JB}$	Junction-to-board thermal resistance	64.2	107.9	
$\Psi_{JT}$	Junction-to-top characterization parameter	14.1	2.5	C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	66.5	106.7	
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

#### **THERMAL INFORMATION: OPA1604**

		OPA1604	OPA1604	
	THERMAL METRIC <sup>(1)</sup>	D	PW	UNITS
		14 PINS	14 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	92.8	122.5	
θ <sub>JCtop</sub>	Junction-to-case (top) thermal resistance	44.4	36.5	
$\theta_{JB}$	Junction-to-board thermal resistance	39.6	53.9	°C M/
ΨJT	Junction-to-top characterization parameter	10.4	2.5	C/VV
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	39.3	53.2	
θ <sub>JCbot</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	1

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.





At  $T_A = +25^{\circ}$ C,  $V_S = \pm 15$ V, and  $R_L = 2k\Omega$ , unless otherwise noted.





SBOS474B-APRIL 2011-REVISED NOVEMBER 2011

Figure 2.









**CLOSED-LOOP GAIN vs FREQUENCY** 



VOLTAGE NOISE vs SOURCE RESISTANCE

SBOS474B-APRIL 2011-REVISED NOVEMBER 2011

Figure 11.





www.ti.com





**EXAS** 

**STRUMENTS** 

#### **TYPICAL CHARACTERISTICS (continued)**







Figure 15.



Figure 17.



SBOS474B-APRIL 2011-REVISED NOVEMBER 2011



Figure 14.

SMALL-SIGNAL STEP RESPONSE (100mV)





#### LARGE-SIGNAL STEP RESPONSE



Figure 18.



SBOS474B-APRIL 2011-REVISED NOVEMBER 2011



### **TYPICAL CHARACTERISTICS (continued)**

### OPA1602 OPA1604

#### SBOS474B-APRIL 2011-REVISED NOVEMBER 2011



#### www.ti.com

#### **TYPICAL CHARACTERISTICS (continued)**











SHORT-CIRCUIT CURRENT vs TEMPERATURE



Figure 28.

OPEN-LOOP OUTPUT IMPEDANCE vs FREQUENCY



SBOS474B-APRIL 2011-REVISED NOVEMBER 2011



www.ti.com

#### **APPLICATION INFORMATION**

The OPA1602 and OPA1604 are unity-gain stable, precision dual and quad op amps with very low noise. Applications with noisy or high-impedance power supplies require decoupling capacitors close to the device pins. In most cases,  $0.1\mu$ F capacitors are adequate. Figure 31 shows a simplified schematic of the OPA160x (one channel shown).

#### **OPERATING VOLTAGE**

The OPA160x series op amps operate from  $\pm 2.25V$  to  $\pm 18V$  supplies while maintaining excellent performance. The OPA160x series can operate with as little as +4.5V between the supplies and with up to +36V between the supplies. However, some

applications do not require equal positive and negative output voltage swing. With the OPA160x series, power-supply voltages do not need to be equal. For example, the positive supply could be set to +25V with the negative supply at -5V.

In all cases, the common-mode voltage must be maintained within the specified range. In addition, key parameters are assured over the specified temperature range of  $T_A = -40^{\circ}$ C to  $+85^{\circ}$ C. Parameters that vary significantly with operating voltage or temperature are shown in the Typical Characteristics.



Figure 31. OPA160x Simplified Schematic



#### INPUT PROTECTION

The input terminals of the OPA1602 and OPA1604 are protected from excessive differential voltage with back-to-back diodes, as Figure 32 illustrates. In most circuit applications, the input protection circuitry has no consequence. However, in low-gain or G = +1circuits, fast ramping input signals can forward bias these diodes because the output of the amplifier cannot respond rapidly enough to the input ramp. This effect is illustrated in Figure 17 of the Typical Characteristics. If the input signal is fast enough to create this forward bias condition, the input signal current must be limited to 10mA or less. If the input signal current is not inherently limited, an input series resistor ( $R_I$ ) and/or a feedback resistor ( $R_F$ ) can be used to limit the signal input current. This resistor degrades the low-noise performance of the OPA160x and is examined in the following Noise Performance section. Figure 32 shows an example configuration when both current-limiting input and feeback resistors are used.



Figure 32. Pulsed Operation

#### NOISE PERFORMANCE

Figure 33 shows the total circuit noise for varying source impedances with the op amp in a unity-gain configuration (no feedback resistor network, and therefore no additional noise contributions).

The OPA160x (GBW = 35MHz, G = +1) is shown with total circuit noise calculated. The op amp itself contributes both a voltage noise component and a current noise component. The voltage noise is commonly modeled as a time-varying component of the offset voltage. The current noise is modeled as the time-varying component of the input bias current and reacts with the source resistance to create a voltage component of noise. Therefore, the lowest noise op amp for a given application depends on the source impedance. For low source impedance, current noise is negligible, and voltage noise generally dominates. The low voltage noise of the OPA160x series op amps makes them a better choice for low source impedances of less than  $1k\Omega$ .

The equation in Figure 33 shows the calculation of the total circuit noise, with these parameters:

- e<sub>n</sub> = Voltage noise
- i<sub>n</sub> = Current noise
- R<sub>S</sub> = Source impedance
- $k = Boltzmann's constant = 1.38 \times 10^{-23} J/K$
- T = Temperature in degrees Kelvin (K)



Figure 33. Noise Performance of the OPA160x in Unity-Gain Buffer Configuration

#### **BASIC NOISE CALCULATIONS**

Design of low-noise op amp circuits requires careful consideration of a variety of possible noise contributors: noise from the signal source, noise generated in the op amp, and noise from the feedback network resistors. The total noise of the circuit is the root-sum-square combination of all noise components.

The resistive portion of the source impedance produces thermal noise proportional to the square root of the resistance. Figure 33 plots this equation. The source impedance is usually fixed; consequently, select the op amp and the feedback resistors to minimize the respective contributions to the total noise.

Figure 34 illustrates both inverting and noninverting op amp circuit configurations with gain. In circuit configurations with gain, the feedback network resistors also contribute noise. The current noise of the op amp reacts with the feedback resistors to create additional noise components. The feedback resistor values can generally be chosen to make these noise sources negligible. The equations for total noise are shown for both configurations.

Copyright © 2011, Texas Instruments Incorporated

# OPA1602 OPA1604

SBOS474B-APRIL 2011-REVISED NOVEMBER 2011



www.ti.com



Note: For the OPA160x series of op amps at 1kHz,  $e_n = 2.5 \text{nV}/\sqrt{\text{Hz}}$  and  $i_n = 1.8 \text{pA}\sqrt{\text{Hz}}$ .

#### Figure 34. Noise Calculation in Gain Configurations



# TOTAL HARMONIC DISTORTION MEASUREMENTS

The OPA160x series op amps have excellent distortion characteristics. THD + noise is below 0.00008% (G = +1,  $V_O = 3V_{RMS}$ , BW = 80kHz) throughout the audio frequency range, 20Hz to 20kHz, with a 2k $\Omega$  load (see Figure 7 for characteristic performance).

The distortion produced by the OPA160x series op amps is below the measurement limit of many commercially available distortion analyzers. However, a special test circuit (such as Figure 35 shows) can be used to extend the measurement capabilities.

Op amp distortion can be considered an internal error source that can be referred to the input. Figure 35 shows a circuit that causes the op amp distortion to be gained up (refer to the table in Figure 35 for the distortion gain factor for various signal gains). The addition of  $R_3$  to the otherwise standard noninverting amplifier configuration alters the feedback factor or noise gain of the circuit. The closed-loop gain is unchanged, but the feedback available for error correction is reduced by the distortion gain factor, thus extending the resolution by the same amount. Note that the input signal and load applied to the op amp are the same as with conventional feedback without  $R_3$ . The value of  $R_3$  should be kept small to minimize its effect on the distortion measurements.

The validity of this technique can be verified by duplicating measurements at high gain and/or high frequency where the distortion is within the measurement capability of the test equipment. Measurements for this data sheet were made with an Audio Precision System Two distortion/noise analyzer, which greatly simplifies such repetitive measurements. The measurement technique can, however, be performed with manual distortion measurement instruments.

#### **CAPACITIVE LOADS**

The dynamic characteristics of the OPA1602 and OPA1604 have been optimized for commonly encountered gains, loads, and operating conditions. The combination of low closed-loop gain and high capacitive loads decreases the phase margin of the amplifier and can lead to gain peaking or oscillations. As a result, heavier capacitive loads must be isolated from the output. The simplest way to achieve this isolation is to add a small resistor ( $R_S$  equal to 50 $\Omega$ , for example) in series with the output.

This small series resistor also prevents excess power dissipation if the output of the device becomes shorted. Figure 19 illustrates a graph of *Small-Signal Overshoot vs Capacitive Load* for several values of  $R_s$ . Also, refer to Applications Bulletin AB-028 (literature number SBOA015, available for download from the TI web site) for details of analysis techniques and application circuits.



(1) For measurement bandwidth, see Figure 7 through Figure 12.

Figure 35. Distortion Test Circuit

#### SBOS474B-APRIL 2011-REVISED NOVEMBER 2011

#### POWER DISSIPATION

The OPA1602 and OPA1604 series op amps are capable of driving  $2k\Omega$  loads with a power-supply voltage up to  $\pm 18V$  and full operating temperature range. Internal power dissipation increases when operating at high supply voltages. Copper leadframe construction used in the OPA160x series op amps improves heat dissipation compared to conventional materials. Circuit board layout can also help minimize junction temperature rise. Wide copper traces help dissipate the heat by acting as an additional heat sink. Temperature rise can be further minimized by soldering the devices to the circuit board rather than using a socket.

#### **ELECTRICAL OVERSTRESS**

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress. These questions tend to focus on the device inputs, but may involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by voltage breakdown characteristics the of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

It is helpful to have a good understanding of this basic ESD circuitry and its relevance to an electrical overstress event. Figure 36 illustrates the ESD circuits contained in the OPA160x (indicated by the dashed line area). The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where they meet at an absorption device internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.

An ESD event produces a short duration, high-voltage pulse that is transformed into a short duration, high-current pulse as it discharges through a semiconductor device. The ESD protection circuits are designed to provide a current path around the operational amplifier core to prevent it from being damaged. The energy absorbed by the protection circuitry is then dissipated as heat.

When an ESD voltage develops across two or more of the amplifier device pins, current flows through one or more of the steering diodes. Depending on the path that the current takes, the absorption device may activate. The absorption device internal to the OPA160x triggers when a fast ESD voltage pulse is impressed across the supply pins. Once triggered, it quickly activates, clamping the ESD pulse to a safe voltage level.



#### www.ti.com

When the operational amplifier connects into a circuit such as that illustrated in Figure 36, the ESD protection components are intended to remain inactive and not become involved in the application circuit operation. However, circumstances may arise where an applied voltage exceeds the operating voltage range of a given pin. Should this condition occur, there is a risk that some of the internal ESD protection circuits may be biased on, and conduct current. Any such current flow occurs through steering diode paths and rarely involves the absorption device.

Figure 36 depicts a specific example where the input voltage,  $V_{IN}$ , exceeds the positive supply voltage (+V<sub>S</sub>) by 500mV or more. Much of what happens in the circuit depends on the supply characteristics. If +V<sub>S</sub> can sink the current, one of the upper input steering diodes conducts and directs current to +V<sub>S</sub>. Excessively high current levels can flow with increasingly higher V<sub>IN</sub>. As a result, the datasheet specifications recommend that applications limit the input current to 10mA.

If the supply is not capable of sinking the current,  $V_{IN}$  may begin sourcing current to the operational amplifier, and then take over as the source of positive supply voltage. The danger in this case is that the voltage can rise to levels that exceed the operational amplifier absolute maximum ratings. In extreme but rare cases, the absorption device triggers on while  $+V_S$  and  $-V_S$  are applied. If this event happens, a direct current path is established between the  $+V_S$  and  $-V_S$  supplies. The power dissipation of the absorption device is quickly exceeded, and the extreme internal heating destroys the operational amplifier.

Another common question involves what happens to the amplifier if an input signal is applied to the input while the power supplies  $+V_S$  and/or  $-V_S$  are at OV. Again, it depends on the supply characteristic while at OV, or at a level below the input signal amplitude. If the supplies appear as high impedance, then the operational amplifier supply current may be supplied by the input source via the current steering diodes. This state is not a normal bias condition; the amplifier most likely will not operate normally. If the supplies are low impedance, then the current through the steering diodes can become quite high. The current level depends on the ability of the input source to deliver current, and any resistance in the input path.



If there is an uncertainty about the ability of the supply to absorb this current, external zener diodes may be added to the supply pins as shown in Figure 36.

The zener voltage must be selected such that the diode does not turn on during normal operation. However, its zener voltage should be low enough so that the zener diode conducts if the supply pin begins to rise above the safe operating supply voltage level.

SBOS474B-APRIL 2011-REVISED NOVEMBER 2011



(1)  $V_{IN} = +V_S + 500 \text{mV}.$ 

# Figure 36. Equivalent Internal ESD Circuitry and Its Relation to a Typical Circuit Application (Single Channel Shown)

TEXAS INSTRUMENTS

SBOS474B-APRIL 2011-REVISED NOVEMBER 2011

www.ti.com

## **APPLICATION CIRCUIT**

An additional application idea is shown in Figure 37.



Figure 37. Audio DAC I/V Converter and Output Filter



SBOS474B-APRIL 2011-REVISED NOVEMBER 2011

# **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cn	nanges from Revision A (April, 2011) to Revision B	Page
•	Revised minimum and typical Common-mode rejection ratio specifications	3
•	Added footnote (2) to Electrical Characteristics table	3
•	Added separate quiescent current specifications for dual and quad versions	4
•	Added footnote (3) to Electrical Characteristics table	4
•	Corrected product identification and values in OPA1602 Thermal Information table	4
•	Added values to OPA1604 Thermal Information table.	4
•	Updated device name in Figure 3	5
•	Updated Figure 25 to show both devices	
•	Updated Figure 26 to show both devices	
•	Updated device name in Figure 33	11
•	Changed Power Dissipation section	14



# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
OPA1602AID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	01602A	Samples
OPA1602AIDGK	ACTIVE	VSSOP	DGK	8	80	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OCKQ	Samples
OPA1602AIDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OCKQ	Samples
OPA1602AIDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	01602A	Samples
OPA1604AID	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	01604A	Samples
OPA1604AIDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	01604A	Samples
OPA1604AIPW	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA1604	Samples
OPA1604AIPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA1604	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



10-Dec-2020

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

\*All dimensions are nominal

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA1602AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA1602AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA1604AIDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
OPA1604AIPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



# PACKAGE MATERIALS INFORMATION

3-Jun-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA1602AIDGKR	VSSOP	DGK	8	2500	346.0	346.0	29.0
OPA1602AIDR	SOIC	D	8	2500	356.0	356.0	35.0
OPA1604AIDR	SOIC	D	14	2500	356.0	356.0	35.0
OPA1604AIPWR	TSSOP	PW	14	2000	356.0	356.0	35.0

## TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

# TUBE



# - B - Alignment groove width

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
OPA1602AID	D	SOIC	8	75	506.6	8	3940	4.32
OPA1604AID	D	SOIC	14	50	506.6	8	3940	4.32
OPA1604AIPW	PW	TSSOP	14	90	530	10.2	3600	3.5

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the international difference of the international difference

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# **D0008A**



# **PACKAGE OUTLINE**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- This dimension does not include interlead flash.
  Reference JEDEC registration MS-012, variation AA.



# D0008A

# **EXAMPLE BOARD LAYOUT**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# D0008A

# **EXAMPLE STENCIL DESIGN**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.

![](_page_28_Picture_8.jpeg)

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE

![](_page_29_Figure_3.jpeg)

NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D> Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.

![](_page_29_Picture_9.jpeg)

# DGK (S-PDSO-G8)

# PLASTIC SMALL OUTLINE PACKAGE

![](_page_30_Figure_3.jpeg)

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

![](_page_30_Picture_9.jpeg)

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated