transphorm

TP65H050WS

650V Cascode GaN FET in TO-247 (source tab)

Not Recommended for New Design See <u>TP65H050G4WS</u> for Replacement

Description

The TP65H050WS 650V, $50m\Omega$ Gallium Nitride (GaN) FET is a normally-off device. It combines state-of-the-art high voltage GaN HEMT and low voltage silicon MOSFET technologies—offering superior reliability and performance.


Transphorm GaN offers improved efficiency over silicon, through lower gate charge, lower crossover loss, and smaller reverse recovery charge.

Related Literature

- AN0009: Recommended External Circuitry for GaN FETs
- AN0003: Printed Circuit Board Layout and Probing
- AN0010: Paralleling GaN FETs

Ordering Information

Part Number	Package	Package Configuration
TP65H050WS	3 Lead TO-247	Source



Cascode Schematic Symbol

Cascode Device Structure

Features

- JEDEC qualified GaN technology
- Dynamic R_{DS(on)eff} production tested
- Robust design, defined by
 - Intrinsic lifetime tests
 - Wide gate safety margin
 - Transient over-voltage capability
- Very low QRR
- Reduced crossover loss
- · RoHS compliant and Halogen-free packaging

Benefits

- Improves efficiency/operation frequencies over Si
- Enables AC-DC bridgeless totem-pole PFC designs
 - Increased power density
 - Reduced system size and weight
 - Overall lower system cost
- · Easy to drive with commonly-used gate drivers
- GSD pin layout improves high speed design

Applications

- Datacom
- Broad industrial
- PV inverter
- Servo motor

Key Specifications

V _{DSS} (V)	650
V _{DSS(TR)} (V)	800
$R_{DS(on)eff}(m\Omega)$ max*	60
Q _{RR} (nC) typ	125
Q _G (nC) typ	16

 \ast Dynamic on-resistance; see Figures 17 and 18

Common Topology Power RecommendationsCCM bridgeless totem-pole*3080W max

Hard-switched inverter** 3670W max Conditions: F_{sw}=45kHz; TJ=115°C; T_{HEATSINK}=90°C; insulator between

device and heatsink (6 mil Sil-Pad \circledast K-10); power de-rates at lower voltages with constant current

* VIN=230VAC; VOUT=390VDC

** VIN=380VDC; VOUT=240VAC

Absolute Maximum Ratings (Tc=25°C unless otherwise stated.)

Symbol	Parameter		Limit Value	Unit
V _{DSS}	Drain to source voltage (T _J = -55°	Drain to source voltage ($T_J = -55$ °C to 150 °C)		
V _{DSS(TR)} (V)	Transient drain to source voltage	a	800	V
V _{GSS}	Gate to source voltage		±20	
P _D	Maximum power dissipation @Tc=	25°C	119	W
	Continuous drain current @Tc=25	°C b	36	A
ID	Continuous drain current @Tc=10	Continuous drain current @Tc=100°C b		A
IDM	Pulsed drain current (pulse width: 10µs)		150	A
(di/dt) _{RDMC}	Reverse diode di/dt, repetitive °		1600	A/µs
(di/dt) _{RDMT}	Reverse diode di/dt, transient d	Reverse diode di/dt, transient d		A/µs
Tc	Operating temperature	Case		°C
ΤJ	Operating temperature	Junction		°C
Ts	Storage temperature		-55 to +150	°C
T _{SOLD}	Soldering peak temperature ^e		260	°C
-	Mounting Torque		80	N cm

Notes:

a.

In off-state, spike duty cycle D<0.01, spike duration <1µs For increased stability at high current operation, see Circuit Implementation on page 3 Continuous switching operation b.

c.


≤300 pulses per second for a total duration ≤20 minutes d.

For 10 sec., 1.6mm from the case e.

Thermal Resistance

Symbol	Parameter	Maximum	Unit
R _{ejc}	Junction-to-case	1.05	°C/W
R _{0JA}	Junction-to-ambient	40	°C/W

Circuit Implementation



Simplified Half-bridge Schematic

Efficiency vs Output Power

Recommended gate drive: (OV, 12V) with $R_G = 30-45\Omega$

Required DC Link RC Snubber (RC _{DCL}) ^a	Recommended Switching Node RC Snubber (RC_{SN}) ^{b, c}
[10nF + 8Ω] x 2	100pF + 10Ω
Ni-t	

Notes:

a. $\mathsf{RC}_{\mathsf{DCL}}$ should be placed as close as possible to the drain pin

b. A switching node RC snubber (C, R) is recommended for high switching currents (>70% of IRDMC1 or IRDMC2; see page 5 for IRDMC1 and IRDMC2)

c. I_{RDM} values can be increased by increasing R_G and C_{SN}

Layout Recommendations: (See also <u>AN0009</u>) Gate Loop:

- Gate Driver: SiLab Si823x/Si827x
- Keep gate loop compact
- Minimize coupling with power loop

Power loop:

- Minimize power loop path inductance
- Minimize switching node coupling with high and low power plane
- Add DC bus snubber to reduce to voltage ringing
- Add Switching node snubber for high current operation

TP65H050WS

Electrical Parameters (T_=25°C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
Forward D	evice Characteristics	1	1	1	1		
V _{DSS(BL)}	Drain-source voltage	650	_	-	V	V _{GS} =0V	
$V_{\text{GS(th)}}$	Gate threshold voltage	3.3	4	4.8	V	V _{DS} =V _{GS} , I _D =0.7mA	
$\Delta V_{GS(th)}/T_J$	Gate threshold voltage temperature coefficient	-	-6.2	-	mV/°C		
Page 1 /	Drain-source on-resistance ^a	-	50	60	mΩ	V_{GS} =10V, I_D =22A	
$R_{DS(on)eff}$		_	103	-	11152	V _{GS} =10V, I _D =22A, T _J =150°C	
		_	2.5	25		V _{DS} =650V, V _{GS} =0V	
I _{DSS}	Drain-to-source leakage current	_	10	-	μA	V _{DS} =650V, V _{GS} =0V, T _J =150°C	
		-	-	100		V _{GS} =20V	
I _{GSS}	Gate-to-source forward leakage current	_	_	-100	nA	V _{GS} =-20V	
CISS	Input capacitance	_	1000	-	pF	V _{GS} =0V, V _{DS} =400V, <i>f</i> =1MHz	
Coss	Output capacitance	_	130	-			
C _{RSS}	Reverse transfer capacitance	_	8	-			
C _{O(er)}	Output capacitance, energy related b	_	190	-		V_{GS} =0V, V_{DS} =0V to 400V	
C _{O(tr)}	Output capacitance, time related °	_	310	-	pF		
Q _G	Total gate charge	_	16	24		V_{DS} =400V, V_{GS} =0V to 10V, I_D =22A	
Q _{GS}	Gate-source charge	-	6	-	nC		
Q _{GD}	Gate-drain charge	_	5	-			
Qoss	Output charge	-	124	-	nC	V_{GS} =0V, V_{DS} =0V to 400V	
t _{D(on)}	Turn-on delay	-	51	-			
t _R	Rise time	_	11	-		V_{DS} =400V, V_{GS} =0V to 12V,	
t _{D(off)}	Turn-off delay	-	86	-	ns	I_{D} =22A, R_{G} = 40 Ω	
t _F	Fall time	_	11	_	1		

Notes:

a. Dynamic on-resistance; see Figures 17 and 18 for test circuit and conditions

b. Equivalent capacitance to give same stored energy as V_{DS} rises from OV to 400V

c. Equivalent capacitance to give same charging time as V_{DS} rises from OV to 400V

TP65H050WS

Electrical Parameters (T_=25°C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
Reverse Dev	ice Characteristics		•	•		
ls	Reverse current	_	_	22	A	V_{GS} =0V, T _C =100°C, ≤20% duty cycle
V _{SD}	Deverse veltare a	_	1.8	2.3	V	V _{GS} =0V, I _S =22A
VSD	Reverse voltage ^a	_	1.3	1.7	v	V _{GS} =0V, I _S =11A
t _{RR}	Reverse recovery time	_	54	_	ns	I _S =22A, V _{DD} =400V,
Q_{RR}	Reverse recovery charge	_	125	_	nC	di/dt=1000A/µs
(di/dt) _{RDMC}	Reverse diode di/dt, repetitive b	_	_	1600	A/µs	
IRDMC1	Reverse diode switching current, repeti- tive (dc) ^{c, e}	_	_	24	A	Circuit implementation and parameters on page 3
I _{RDMC2}	Reverse diode switching current, repeti- tive (ac) ^{c, e}	_	_	28	A	Circuit implementation and parameters on page 3
(di/dt) _{RDMT}	Reverse diode di/dt, transient d	_	_	3000	A/µs	
I _{RDMT}	Reverse diode switching current, transient d,e	_	-	36	A	Circuit implementation and parameters on page 3

Notes:


a. Includes dynamic $R_{DS(on)}$ effect

b. Continuous switching operation

c. Definitions: dc = dc-to-dc converter topologies; ac = inverter and PFC topologies, 50-60Hz line frequency

d. \leq 300 pulses per second for a total duration \leq 20 minutes

e. $\ensuremath{\mathsf{I}_{\mathsf{RDM}}}$ values can be increased by increasing R_G and C_{SN} on page 3











Figure 1. Typical Output Characteristics T_J=25 $^{\circ}$ C Parameter: V_{GS}



















Typical Characteristics (Tc=25 $^{\circ}$ C unless otherwise stated)











Typical Characteristics (Tc=25 $^{\circ}$ C unless otherwise stated)




Figure 9. Power Dissipation




Figure 10. Current Derating Pulse width \leq 10µs, V_{GS} \geq 10V




Figure 11. Safe Operating Area $T_c=25$ °C




Figure 12. Transient Thermal Resistance

Test Circuits and Waveforms




Figure 13. Switching Time Test Circuit (see circuit implementation on page 3 for methods to ensure clean switching)




Figure 15. Diode Characteristics Test Circuit




Figure 14. Switching Time Waveform





Figure 16. Diode Recovery Waveform








Figure 17. Dynamic RDS(on)eff Test Circuit

Design Considerations

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Transphorm GaN devices, see application note <u>Printed Circuit Board Layout and Probing for GaN Power</u> <u>Switches</u>. The table below provides some practical rules that should be followed during the evaluation.

When Evaluating Transphorm GaN Devices:

DO	DO NOT
Minimize circuit inductance by keeping traces short, both in the drive and power loop	Twist the pins of TO-220 or TO-247 to accommodate GDS board layout
Minimize lead length of TO-220 and TO-247 package when mounting to the PCB	Use long traces in drive circuit, long lead length of the devices
Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points	Use differential mode probe or probe ground clip with long wire
See AN0003: Printed Circuit Board Layout and Probing	

GaN Design Resources

The complete technical library of GaN design tools can be found at transphormusa.com/design:

- Evaluation kits
- Application notes
- Design guides
- Simulation models
- Technical papers and presentations

Mechanical

3 Lead TO-247 Package

