

HIGH SPEED 128K (8K X 16 BIT) IDT70825S/L SEQUENTIAL ACCESS RANDOM ACCESS MEMORY (SARAM™)

Features

- High-speed access
 - Commercial: 20/25/35/45ns (max.)
- Low-power operation
 - IDT70825S

Active: 775mW (typ.) Standby: 5mW (typ.)

- IDT70825L

Active: 775mW (typ.) Standby: 1mW (typ.)


- ◆ 8K x 16 Sequential Access Random Access Memory (SARAM™)
 - Sequential Access from one port and standard Random Access from the other port
 - Separate upper-byte and lower-byte control of the Random Access Port
- High speed operation
 - 20ns taa for random access port
 - 20ns tcD for sequential port
 - 25ns clock cycle time
- Architecture based on Dual-Port RAM cells

- ◆ Compatible with Intel BMIC and 82430 PCI Set
- Width and Depth Expandable
- Seguential side
 - Address based flags for buffer control
 - Pointer logic supports up to two internal buffers
- Battery backup operation 2V data retention
- ◆ TTL-compatible, single 5V (±10%) power supply
- Available in 80-pin TQFP and 84-pin PGA
- Industrial temperature range (-40°C to +85°C) is available for selected speeds

Description

The IDT70825 is a high-speed 8K x 16-Bit Sequential Access Random Access Memory (SARAM). The SARAM offers a single-chip solution to buffer data sequentially on one port, and be accessed randomly (asynchronously) through the other port. The device has a Dual-Port RAM based architecture with a standard SRAM interface for the random (asynchronous) access port, and a clocked interface with counter

Functional Block Diagram



3016 drw 01


JANUARY 2009

sequencing for the sequential (synchronous) access port.

Fabricated using CMOS high-performance technology, this memory device typically operates on less than 775mW of power at maximum high-speed clock-to-data and Random Access. An automatic power

down feature, controlled by \overline{CE} , permits the on-chip circuitry of each port to enter a very low standby power mode.

The IDT70825 is packaged in a 80-pin Thin Quad Flatpack (TQFP) or 84-pin Pin Grid Array (PGA).



- All Vcc pins must be connected to power supply.
- 2. All GND pins must be connected to ground supply.
- PN-80-1 package body is approximately 14mm x 14mm x 1.4mm.
 G84-3 package body is approximately 1.21 in x 1.21 in x .16 in.
- 4. This package code is used to reference the package diagram.
- 5. This text does not indicate orientation of the actual part-marking.

Pin Descriptions: Random Access Port⁽¹⁾

SYMBOL	NAME	I/O	DESCRIPTIONS		
A0-A12	Address Lines	I	Address inputs to access the 8192-word (16-Bit) memory array.		
I/O0-I/O15	Inputs/Outputs	I	Random access data inputs/outputs for 16-Bit wide data.		
CE	Chip Enable	I	When \overline{CE} is LOW, the random access port is enabled. When \overline{CE} is HIGH, the random access port is disabled into power-down mode and the I/O outputs are in the High-impedance state. All data is retained during $\overline{CE} = VH$, unless it is altered by the sequential port. \overline{CE} and \overline{CMD} may not be LOW at the same time.		
CMD	Control Register Enable	ı	When $\overline{\text{CMD}}$ is LOW, address lines Ao-A2, R/W, and inputs/outputs $\underline{\text{I/Oo-I/O12}}$, are used to access the corregister, the flag register, and the start and end of buffer registers. $\overline{\text{CMD}}$ and $\overline{\text{CE}}$ may not be LOW at the time.		
R/W	Read/Write Enable	I	If \overline{CE} is LOW and \overline{CMD} is HIGH, data is written into the array when R/\overline{W} is LOW and read out of the array when R/\overline{W} is HIGH. If \overline{CE} is HIGH and \overline{CMD} is LOW, R/\overline{W} is used to access the buffer command registers. \overline{CE} and \overline{CMD} may not be LOW at the same time.		
ŌĒ	Output Enable	I	When $\overline{\text{OE}}$ is LOW and R/ $\overline{\text{W}}$ is HIGH, I/Oo-I/O15 outputs are enabled. When $\overline{\text{OE}}$ is HIGH, the I/O outputs are in the High-impedance state.		
LB, UB	Lower Byte, Upper Byte Enables	I	When \overline{LB} is LOW, I/Oo-I/O7 are accessible for read and write operations. When \overline{LB} is HIGH I/Oo-I/O7 are tristated and blocked during read and write operations. \overline{UB} controls access for I/Oo-I/O15 in the same manner and is asynchronous from \overline{LB} .		
Vcc	Power Supply	I	Seven +5V power supply pins. All Vcc pins must be connected to the same +5V Vcc supply.		
GND	Ground	- 1	Ten ground pins. All ground pins must be connected to the same ground supply.		

3016 tbl 01

Pin Descriptions: Sequential Access Port(1)

SYMBOL	NAME	I/O	DESCRIPTIONS
SI/O ₀₋₁₅	Inputs/Outputs	I	Sequential data inputs/outputs for 16-bit wide data.
SCLK	Clock	I	SI/Oo-SI/O15, SCE, SR/W, and SLD are registered on the LOW-to-HIGH transition of SCLK. Also, the sequential access port address pointer increments by 1 on each LOW-to-HIGH transition of SCLK when CNTEN is LOW.
SCE	Chip Enable	_	When \overline{SCE} is LOW, the sequential access port is enabled on the LOW-to-HIGH transition of SCLK. When \overline{SCE} is HIGH, the sequential access port is disabled into powered-down mode on the LOW-to-HIGH transition of SCLK, and the SI/O outputs are in the High-impedance state. All data is retained, unless altered by the random access port.
CNTEN	Control Enable	I	When $\overline{\text{CNTEN}}$ is LOW, the address pointer increments on the LOW-to-HIGH transition of SCLK. This function is independent of $\overline{\text{CE}}$.
SR/W	Read/Write Enable	I	When $SR\overline{W}$ and \overline{SCE} are LOW, a write cycle is initiated on the LOW-to-HIGH transition of SCLK. When SR/\overline{W} is HIGH, and \overline{SCE} and \overline{SOE} are LOW, a read cycle is initiated on the LOW-to-HIGH transition of SCLK. Termination of a write cycle is done on the LOW-to-HIGH transition of SCLK if SR/\overline{W} or \overline{SCE} is HIGH.
SLD	Address Pointer Load Control	I	When \$\overline{SLD}\$ is sampled LOW, there is an internal delay of one cycle before the address pointer changes. When \$\overline{SLD}\$ is LOW, data on the inputs \$SI/Oo-SI/O12\$ is loaded into a data-in register on the LOW-to-HIGH transition of SCLK. On the cycle following \$\overline{SLD}\$, the address pointer changes to the address location contained in the data-in register. \$\overline{SSTRT}_1\$ and \$\overline{SSTRT}_2\$ may not be LOW while \$\overline{SLD}\$ is LOW or during the cycle following \$\overline{SLD}\$.
SSTRT ₁ , SSTRT ₂	Load Start of Address Register	I	When \$\overline{\text{SSTRT}}_1\$ or \$\overline{\text{SSTRT}}_2\$ is LOW, the start of address register #1 or #2 is loaded into the address pointer on the LOW-to-HIGH transition of SCLK. The start address are stored in internal registers. \$\overline{\text{SSTRT}}_1\$ and \$\overline{\text{SSTRT}}_2\$ may not be LOW while \$\overline{\text{SLD}}\$ is LOW or during the cycle following \$\overline{\text{SLD}}\$.
EOB ₁ , EOB ₂	End of Buffer Flag	I	EOB₁ or EOB₂ is output LOW when the address pointer is incremented to match the address stored in the end of the buffer registers. The flags can be cleared by either asserting RST LOW or by writing zero into Bit 0 and/or Bit 1 of the control register at address 101. EOB₁ and EOB₂ are dependent on separate internal registers, and therefore separate match addresses.
SOE	Output Enable	I	SOE controls the data outputs and is independent of SCLK. When SOE is LOW, output buffers and the sequentially addressed data is output. When SOE is HIGH, the SI/O output bus is in the High-impedance state. SOE is asynchronous to SCLK.
RST	Reset	I	When \overline{RST} is LOW, all internal registers are set to their default state, the address pointer is set to zero and the $\overline{EOB_1}$ and $\overline{EOB_2}$ flags are set HIGH. Rst is asynchronous to SCLK.

NOTE

1. "I/O" is bidirectional input and output. "I" is input and "O" is output.

3016 tbl 02

Absolute Maximum Ratings(1)

		3 -	
Symbol	Rating	Commercial & Industrial	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TBIAS	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	-65 to +150	°C
Іоит	DC Output Current	50	mA

NOTES:

3016 tbl 03a

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VTERM must not exceed Vcc + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc + 10%

Capacitance

(TA = +25°C, f = 1.0mhz, TQFP only)

Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	9	pF
Соит	Output Capacitance	Vout = 3dV	10	pF

NOTES:

- 1. This parameter is determined by device characterization, but is not production
- 3dV references the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

Recommended Operating Temperature and Supply Voltage^(1,2)

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V <u>+</u> 10%
Industrial	-40°C to +85°C	0V	5.0V <u>+</u> 10%

NOTES:

3016 tbl 04a

- 1. This is the parameter Ta. This is the "instant on" case temperature.
- Industrial temperature: for specific speeds, packages and powers contact your sales office.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Ground	0	0	0	٧
VIH	Input High Voltage	2.2	_	6.0(2)	٧
VIL	Input Low Voltage	-0.5 ⁽¹⁾	_	0.8	٧

3016 tbl 05

NOTES

- 1. $VIL \ge -1.5V$ for pulse width less than 10ns.
- 2. VTERM must not exceed Vcc + 10%.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VCC = 5.0V ± 10%)

			708	25S	708		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
llul	Input Leakage Current	Vcc = 5.5V, $Vin = 0V$ to Vcc		5		1	μΑ
llLol	Output Leakage Current	Vout = 0V to Vcc	_	5	_	1	μΑ
Vol	Output Low Voltage	IOL = +4mA	-	0.4	_	0.4	V
Vон	Output High Voltage	IOH = -4mA	2.4	_	2.4	_	٧

3016 tbl 07

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range $^{(1,2,8)}$ (Vcc = 5.0V ± 10%)

						5X20 Only		5X25 I Only		5X35 I Only		5X45 Only	
Symbol	Parameter	Test Condition	Version		Тур.	Max.	Тур.	Max.	Тур.	Max.	Тур.	Max.	Unit
Icc	Dynamic Operating Current (Both Ports Active)	$ \overline{CE} = V_{IL}, \\ \underline{Outputs} \ Disabled \\ \overline{SCE} = V_{IL}^{(5)} \\ f = f_{MAX}^{(3)} $	COM'L	7 %	180 180	380 330	170 170	360 310	160 160	340 290	155 155	340 290	mA
ISB1	Standby Current (Both Ports - TTL Level Inputs)	$\label{eq:controller} \begin{split} \overline{\underline{SCE}} & \text{ and } \overline{CE} \geq V_{IH}^{(7)} \\ \overline{CMD} &= V_{IH} \\ f &= f_{MAX}^{(3)} \end{split}$	COM'L	S L	25 25	70 50	25 25	70 50	20 20	70 50	16 16	70 50	mA
ISB2	Standby Current (One Port - TTL Level Inputs)	CE or SCE = VIH Active Port Outputs Disabled, f=fmaX ⁽³⁾	COM'L	S L	115 115	260 230	105 105	250 220	95 95	240 210	90 90	240 210	mA
ISB3	Full Standby Current (Both Ports - CMOS Level Inputs)	$\begin{array}{l} \underline{Both} \ Ports \ \overline{CE} \ and \\ \overline{SCE} \geq Vcc \ -0.2V^{(6,7)} \\ VIN \geq Vcc \ -0.2V \ or \\ VIN \leq 0.2V, \ f = 0^{(4)} \end{array}$	COM'L	SL	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5	mA
ISB4	Full Standby Current (One Port - CMOS Level Inputs)	$\begin{array}{l} \underline{\text{One}} \ \text{Port} \ \overline{\text{CE}} \ \text{or} \\ \overline{\text{SCE}} \geq \text{Vcc} - 0.2\text{V}^{(6)} \\ \text{Outputs Disabled (Active Port)} \\ \text{Vin} \geq \text{Vcc} - 0.2\text{V or Vin} \leq 0.2\text{V} \\ \text{f} = f\text{MaX}^{(3)} \end{array}$	COM'L	S L	110 110	240 200	100 100	230 190	90 90	220 180	85 85	220 180	mA

3016 tbl 08a

NOTES:

- 1. 'X' in part number indicates power rating (S or L).
- 2. Vcc = 5V, TA = +25°C; guaranteed by device characterization but not production tested.
- 3. At f = fMAX, address, control lines (except Output Enable), and SCLK are cycling at the maximum frequency read cycle of 1/tRc.
- 4. f = 0 means no address or control lines change.
- 5. $\overline{\text{SCE}}$ may transition, but is LOW ($\overline{\text{SCE}} = \text{VIL}$) when clocked in by SCLK.
- 6. SCE may be 0.2V, after it is clocked in, since SCLK=VIH must be clocked in prior to powerdown.
- 7. If one port is enabled (either $\overline{\text{CE}}$ or $\overline{\text{SCE}}$ = LOW) then the other port is disabled ($\overline{\text{SCE}}$ or $\overline{\text{CE}}$ = HIGH, respectively). CMOS HIGH \geq Vcc 0.2V and LOW \leq 0.2V, and TTL HIGH = VIH and LOW = VIL.
- 8. Industrial temperature: for other speeds, packages and powers contact your sales office.


Data Retention Characteristics Over All Temperature Ranges (L Version Only) ($VLC \le 0.2V$, $VHC \ge VCC - 0.2V$)

Symbol	Parameter	Test Conditi	Min.	Typ. ⁽¹⁾	Max.	Unit	
VDR	Vcc for Data Retention	Vcc = 2V	2.0	-	-	٧	
ICCDR	Data Retention Current	CE ≥ VHC	IND.	_	100	4000	μΑ
		VIN = VHC or = VLC	COM'L.	_	100	1500	
tCDR ⁽³⁾	Chip Deselect to Data Retention Time	SCE = VHC ⁽⁴⁾ when SCLK = ↑		_	_	_	٧
tR ⁽³⁾	Operation Recovery Time	CMD = Vнc		tRC ⁽²⁾	_	_	٧

3016 tbl 09a

- 1. Ta = +25°C, Vcc = 2V; guaranteed by device characterization but not production tested.
- 2. tRC = Read Cycle Time
- 3. This parameter is guaranteed by device characterization, but is not production tested.
- 4. To initiate data retention, SCE = VIH must be clocked in.

Data Retention and Power Down/Up Waveform (Random and Sequential Port) $^{(1,2)}$



NOTES:

- 1. $\overline{\text{SCE}}$ is synchronized to the sequential clock input.
- 2. $\overline{CMD} \ge Vcc 0.2V$.




Figure 1. AC Output Test Load




Figure 2. Output Test Load (for tCLZ, tBLZ, tOLZ, tCHZ, tBHZ, tOHZ, tWHZ, tCKHZ, and tCKLZ)

*Including scope and jig.

AC TEST CONDITIONS

4	NO ILOI GONDIIIGN	0
	Input Pulse Levels	GND to 3.0V
	Input Rise/Fall Times	3ns Max.
	Input Timing Reference Levels	1.5V
	Output Reference Levels	1.5V
	Output Load	Figures 1,2 and 3

3016 tbl 10




Figure 3. Lumped Capacitance Load Typical Derating Curve

Truth Table I: Random Access Read and Write (1,2)

			Inp	outs/Outp	uts			
ΖĒ	CMD	R/W	ŌĒ	<u>ГВ</u>	ŪB	I/O ₀ -I/O ₇	I/O8-I/O15	Mode
L	Н	Н	L	L	L	DATAout	DATAout	Read both Bytes.
L	Н	Н	L	L	Н	DATAout	High-Z	Read lower Byte only.
L	Н	Н	L	Н	L	High-Z	DATAout	Read upper Byte only.
L	Н	L	H ⁽³⁾	L	L	DATAIN	DATAIN	Write to both Bytes.
L	Н	L	H ⁽³⁾	L	Н	DATAIN	High-Z	Write to lower Byte only.
L	Н	L	H ⁽³⁾	Н	L	High-Z	DATAIN	Write to upper Byte only.
Н	Н	Х	Χ	Х	Х	High-Z	High-Z	Both Bytes deselected and powered down.
L	Н	Н	Η	Х	Х	High-Z	High-Z	Outputs disabled but not powered down.
L	Н	Х	Χ	Н	Н	High-Z	High-Z	Both Bytes deselected but not powered down.
Н	L	L	H ⁽³⁾	L ⁽⁴⁾	L ⁽⁴⁾	DATAIN	DATAIN	Write I/Oo-I/O11 to the Buffer Command Register.
Н	L	Н	L	L ⁽⁴⁾	L ⁽⁴⁾	DATAout	DATAout	Read contents of the Buffer Command Register via I/Oo-I/O12.

NOTES:

3016 tbl 11

- 1. H = VIH, L = VIL, X = Don't Care, and High-Z = High-impedance.
- 2. RST, SCE, CNTEN, SR/W, SLD, SSTRT1, SSTRT2, SCLK, SI/Oo-SI/O15, EOB1, EOB2, and SOE are unrelated to the random access port control and operation.
- 3. If $\overline{OE} = VIL$ during write, twHz must be added to the twP or tcw write pulse width to allow the bus to float prior to being driven.
- 4. Byte operations to control register using $\overline{\text{UB}}$ and $\overline{\text{LB}}$ separately are also allowed.

Truth Table II: Sequential Read^(1,2,3,6,8)

			Inputs	/Outputs				
SCLK	SCE	CNTEN	SR/W	EOB ₁	EOB₂	SOE	SI/O	MODE
1	L	L	Н	LOW	LAST	┙	[EOB ₁]	Counter Advanced Sequential Read with \overline{EOB}_1 reached.
1	L	Н	Н	LAST	LAST	┙	[EOB 1 - 1]	Non-Counter Advanced Sequential Read, without EOB1 reached
1	L	L	Н	LAST	LOW	┙	[EOB2]	Counter Advanced Sequential Read with $\overline{\text{EOB}}_2$ reched.
1	L	Н	Н	LAST	LAST	┙	[EOB 2 - 1]	Non-Counter Advanced Sequential Read without EOB2 reached.
1	L	L	Н	LOW	LOW	Ι	High-Z	Counter Advanced Sequential Non-Read with $\overline{\text{EOB}}_1$ and $\overline{\text{EOB}}_2$ reached.

3016 tbl 12

Truth Table III: Sequential Write (1,2,3,4,5,6,7,8)

Inputs/Outputs								
SCLK	SCE	CNTEN	SR/W	EOB ₁	EOB₂	SOE	SI/O	MODE
1	L	Н	L	LAST	LAST	Н	SI/OIN	Non-Counter Advanced Sequential Write, without EOB 1 or EOB 2 reached.
1	L	L	L	LOW	LOW	Н	SI/OIN	Coounter Advanced Sequential Write with $\overline{\text{EOB}_1}$ and $\overline{\text{EOB}_2}$ reached.
1	Н	Н	Χ	LAST	LAST	Χ	High-Z	No Write or Read due to Sequential port Deselect. No counter advance.
1	Н	L	X	NEXT	NEXT	Χ	High-Z	No Write or Read due to Sequential port Deselect. Counter does advance.

NOTES:

3016 tbl 13

- 1. H = VIH, L = VIL, X = Don't Care, and HIGH-Z = High-impedance. LOW = Vol.
- 2. RST, SLD, SSTRT1, SSTRT2 are continuously HIGH during a sequential write access, other than pointer access operations.
- 3. $\overline{\text{CE}}$, $\overline{\text{OE}}$, $\overline{\text{NW}}$, $\overline{\text{CMD}}$, $\overline{\text{LB}}$, $\overline{\text{UB}}$, and I/Oo-I/O15 are unrelated to the sequential port control and operation except for $\overline{\text{CMD}}$ which must not be used concurrently with the sequential port operation (due to the counter and register control). \overline{CMD} should be HIGH ($\overline{CMD} = VIH$) during sequential port access.

 4. \overline{SOE} must be HIGH ($\overline{SOE} = VIH$) prior to write conditions only if the previous cycle is a read cycle, since the data being written must be an input at the rising edge of the clock
- during the cycle in which $SR/\overline{W} = VIL$.
- 5. SI/OIN refers to SI/O0-SI/O15 inputs.
- 6. "LAST" refers to the previous value still being output, no change.
- Termination of a write is done on the LOW-to-HIGH transition of SCLK if SR/W or SCE is HIGH.
- When CLKEN=LOW, the address is incremented on the next rising edge before any operation takes place. See the diagrams called "Sequential Counter Enable Cycle after Reset, Read (and write) Cycle".

3016 tbl 14

Truth Table IV: Sequential Address Pointer Operations (1,2,3,4,5)

		Inputs/Outpu	ıts								
SCLK	SLD	SSTRT ₁	SSTRT ₂	SOE	MODE						
1	Н	L	Н	Χ	Start address for Buffer #1 loaded into Address Pointer.						
1	Н	Н	L	Х	Start address for Buffer #2 loaded into Address Pointer.						
1	L	Н	Н	H ⁽⁶⁾	Data on SI/Oo-SI/O12 loaded into Address Pointer.						

NOTES:

1. H = VIH, L = VIL, X = Don't Care, and High-Z = High-impedance.


- 2. RST is continuously HIGH. The conditions of SCE, CNTEN, and SR/W are unrelated to the sequential address pointer operations.
- 3. $\overline{\text{CE}}$, $\overline{\text{OE}}$, $\overline{\text{R/W}}$, $\overline{\text{LB}}$, $\overline{\text{UB}}$, and I/Oo-I/O15 are unrelated to the sequential port control and operation, except for $\overline{\text{CMD}}$ which must not be used concurrently with the sequential port operation (due to the counter and register control). $\overline{\text{CMD}}$ should be HIGH ($\overline{\text{CMD}}$ = ViH) during sequential port access.
- 4. Address pointer can also change when it reaches an end of buffer address. See Flow Control Bits table.
- 5. When SLD is sampled LOW, there is an internal delay of one cycle before the address pointer changes. The state of CNTEN is ignored and the address is not incremented during the two cycles.
- 6. \overline{SOE} may be LOW with \overline{SCE} deselect or in the write mode using SR/ \overline{W} .

Address Pointer Load Control (SLD)

In $\overline{\text{SLD}}$ mode, there is an internal delay of one cycle before the address pointer changes in the cycle following $\overline{\text{SLD}}$. When $\overline{\text{SLD}}$ is LOW, data on the inputs SI/Oo-SI/O12 is loaded into a data-in register on the LOW-to-HIGH transition of SCLK. On the cycle following $\overline{\text{SLD}}$, the address pointer changes to the address location contained in the

data-in register. \overline{SSTRT}_1 , \overline{SSTRT}_2 may not be low while \overline{SLD} is LOW, or during the cycle following \overline{SLD} . The \overline{SSTRT}_1 and \overline{SSTRT}_2 require only one clock cycle, since these addresses are pre-loaded in the registers already.

SLD MODE⁽¹⁾



NOTE:

1. At SCLK edge (A), SI/O₀-SI/O₁₂ data is loaded into a data-in register. At edge (B), contents of the data-in register are loaded into the address pointer (i.e. address pointer changes). At SCLK edge (A), SSTRT₁ and SSTRT₂ must be HIGH to ensure for proper sequential address pointer loading. At SCLK edge (B), SLD and SSTRT_{1,2} must be HIGH to ensure for proper sequential address pointer loading. For SSTRT₁ or SSTRT₂, the data to be ready will be ready for edge (B), while data will not be ready at edge (B) when SLD is used, but will be ready at edge (C).

Sequential Load of Address into Pointer/Counter(1)

	15	14	13	12	0	_
MSB	Н	Н	Н	Address Loaded into Pointer		LSB SI/O BITS

NOTE:

3016 drw 09

1. "H" = VIH for the SI/O intput state.

Reset (RST)

Setting \overline{RST} LOW resets the control state of the SARAM. \overline{RST} functions asynchronously of SCLK, (i.e. not registered). The default states after a reset operation are as follows:

Register	Contents					
Address Pointer	0					
EOB Flags	Cleared to High State					
Buffer Flow Mode	BUFFER CHAINING					
Start Address Buffer #1	0 (1)					
End Address Buffer #1	4095 (4K)					
Start Address Buffer #2	4096 (4K+1)					
End Address Buffer #2	8191 (8K)					
Registered State	$\overline{SCE} = V_{H}, SR/\overline{W} = V_{IL}$					

3016 tbl 15

BUFFER COMMAND MODE (CMD)

Buffer Command Mode ($\overline{\text{CMD}}$) allows the random access port to control the state of the two buffers. Address pins Ao-A2 and I/O pins I/Oo-I/O12 are used to access the start of buffer and the end of buffer addresses and to set the flow control mode of each buffer. The Buffer

Command Mode also allows reading and clearing the status of the EOB flags. Seven different CMD cases are available depending on the conditions of Ao-A2 and R/W. Address bits A3-A12 and data I/O bits I/O13-I/O15 are not used during this operation.

Random Access Port **CMD** Mode⁽¹⁾

Case #	A 2- A 0	R/W	DESCRIPTIONS
1	000	0 (1)	Write (read) the start address of Buffer #1 through I/Oo-I/O12.
2	001	0 (1)	Write (read) the end address of Buffer #1 through I/Oo-I/O12.
3	010	0 (1)	Write (read) the start address of Buffer #2 through I/Oo-I/O12.
4	011	0 (1)	Write (read) the end address of Buffer #2 through I/Oo-I/O12.
5	100	0 (1)	Write (read) flow control register.
6	101	0	Write only - clear \overline{EOB}_1 and/or \overline{EOB}_2 flag.
7	101	1	Read only - flag status register.
8	110/111	(X)	(Reserved)

NOTES: 3016

Cases 1 through 4: Start and End of Buffer Register Description (1,2)

	15	14	13	12 0	_
MSB	Н	Н	Н	Address Loaded into Buffer	LSB I/O BITS

NOTES: 3016 day 10

- 1. "H" = VoH for I/O in the output state and "Don't Cares" for I/O in the input state.
- 2. A write into the buffer occurs when R/W = VIL and a read when R/W = VIH. EOB1/SOB1 and EOB2/SOB2 are chosen through address Ao-A2 while CMD = VIL and CE = VIH.

Case 5: Buffer Flow Modes

Within the SARAM, the user can designate one of four buffer flow modes for each buffer. Each buffer flow mode defines a unique set of actions for the sequential port address pointer and EOB flags. In BUFFER CHAINING mode, after the address pointer reaches the end of the buffer, it sets the corresponding EOB flag and continues from the


start address of the other buffer. In STOP mode, the address pointer stops incrementing after it reaches the end of the buffer. In LINEAR mode, the address pointer ignores the end of buffer address and increments past it, but sets the EOB flag. MASK mode is the same as LINEAR mode except EOB flags are not set.

^{1.} R/\overline{W} input "0(1)" indicates a write(0) or read(1) occurring with the same address input.

3016 drw 11

3016 tbl 17

Flow Control Register Description (1,2)



NOTES:

1. "H" = VOH for I/O in the output state and "Don't Cares" for I/O in the input state.

2. Writing a 0 into bit 4 releases the address pointer after it is stopped due to the STOP mode and allows sequential write operations to resume. This occurs asynchronously of SCLK, and therefore caution should be taken. The pointer will be at address EOB+2 on the next rising edge of SCLK that is enabled by CNTEN. The pointer is also released by RST, SLD, SSTRT1 and SSTRT2 operations.


Flow Control Bits

Flow C	ontrol	
Bit 1 & Bit 0 (Bit 3 & Bit 2)	Mode	Functional Description
00	BUFFER CHAINING	$\overline{\text{EOB}}_1$ ($\overline{\text{EOB}}_2$) is asserted (active LOW output) when the pointer matches the end address of Buffer #1 (Buffer #2). The pointer value is changed to the start address of Buffer #2 (Buffer #1) ^(1,3)
01	STOP	EOB1 (EOB2) is asserted when the pointer matches the end address of Buffer #1 (Buffer #2). The address pointer will stop incrementing when it reaches the next address (EOB address + 1), if CNTEN is LOW on the next clock's rising edge. Otherwise, the address pointer will stop incrementing on EOB. Sequential write operations are inhibited after the address pointer is stopped. The pointer can be released by bit 4 of the flow control register. (1,2,4)
10	LINEAR	EOB₁ (EOB₂) is asserted when the pointer matches the end address of Buffer #1 (Buffer #2). The pointer keeps incrementing for further operations. (1)
11	MASK	EOB ₁ (EOB ₂) is not asserted when the pointer reaches the end address of Buffer #1 (Buffer #2), although the flag status bits will be set. The pointer keeps incrementing for further operations.

NOTES:

- 1. EOB1 and EOB2 may be asserted (set) at the same time, if both end addresses have been loaded with the same value.
- 3. If $\overline{EOB_1}$ and $\overline{EOB_2}$ are equal, then the pointer will jump to the start of Buffer #1.
- 4. If counter has stopped at EOBx and was released by bit 4 of the flow control register, CNTEN must be LOW on the next rising edge of SCLK otherwise the flow control will remain in the STOP mode.

Cases 6 and 7: Flag Status Register Bit Description⁽¹⁾



Cases 6: Flag Status Register Write Conditions(1)

Flag Status Bit 0, (Bit 1)	Functional Description
0	Clears Buffer Flag EOB1, (EOB2).
1	No change to the Buffer Flag. (2)

NOTES:

- Either bit 0 or bit 1, or both bits, may be changed simultaneously. One may be cleared while the second is left alone or cleared.
- 2. Remains as it was prior to the CMD operation, either HIGH (1) or LOW (0).

Case 7: Flag Status Register Read Conditions

Flag Status Bit 0, (Bit 1)	Functional Description
0	\overline{EOB}_1 (\overline{EOB}_2) flag has not been set, the pointer has not reached the end of the buffer.
1	EOB₁ (EOB₂) flag has been set, the pointer has reached the end of the buffer.

3016 tbl 19

3016 drw 12

Cases 8 and 9: (Reserved)

Illegal operations. All outputs will be HIGH on the I/O bus during a READ.

Random Access port: AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range^(2,4,5)

			25X20 I Only		25X25 I Only		5X35 I Only	70825X45 Com'l Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE										
trc	Read Cycle Time	20	_	25	_	35	_	45	_	ns
taa	Address Access Time	_	20	_	25	_	35	_	45	ns
tace	Chip Enable Access Time	_	20	_	25	_	35	_	45	ns
tBE	Byte Enable Access Time	_	20	_	25		35	_	55	ns
toE	Output Enable Access Time	_	10	_	10		15	_	20	ns
tон	Output Hold from Address Change	3	_	3	_	3	_	3	_	ns
tcLZ	Chip Select Low-Z Time ⁽¹⁾	3	_	3	_	3	_	3	_	ns
tBLZ	Byte Enable Low-Z Time ⁽¹⁾	3	_	3	_	3	_	3	_	ns
toLZ	Output Enable Low-Z Time ⁽¹⁾	2	_	2	_	2	_	2	_	ns
tcHZ	Chip Select High-Z Time ⁽¹⁾	_	10	_	12		15	_	15	ns
tвнz	Byte Enable High-Z Time ⁽¹⁾	_	10	_	12	_	15	_	15	ns
tonz	Output Enable High-Z Time ⁽¹⁾	_	9	_	11	_	15	_	15	ns
tPU	Chip Select Power Up Time	0	_	0	_	0	_	0	_	ns
tPD	Chip Select Power Down Time	_	20	_	25	_	35	_	45	ns

3016 tbl 20a

Random Access Port: AC Electrical Characteristics Over the Operating Temperature and Supply Voltage^(2,4,5)


			25X20 I Only	70825X25 Com'l Only		70825X35 Com'l Only		70825X45 Com'l Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE CYCLE										
twc	Write Cycle Time	20	_	25	_	35	_	45		ns
tcw	Chip Enable to End-of-Write	15	_	20	_	25		30		ns
taw	Address Valid to End-of-Write (3)	15	_	20	_	25		30		ns
tas	Address Set-up Time	0	_	0		0		0		ns
twp	Write Pulse Width ⁽³⁾	13	_	20	_	25		30		ns
tBP	Byte Enable Pulse Width ⁽³⁾	15	_	20	_	25	_	30		ns
twr	Write Recovery Time	0	_	0	_	0	_	0		ns
twnz	Write Enable Output in High-Z Time ⁽¹⁾	_	10		12	_	15	_	15	ns
tow	Data Set-up Time	13	_	15	_	20	_	25		ns
tDH	Data Hold Time	0	_	0	_	0	_	0		ns
tow	Output Active from End-of-Write	3		3		3		3		ns

NOTES

)16 tbl 21a

- 1. Transition measured at 0mV from steady state. This parameter is guaranteed with the AC Output Test Load (Figure 1) by device characterization, but is not production tested.
- 2. 'X' in part number indicates power rating (S or L).
- 3. \overline{OE} is continuously HIGH, \overline{OE} = ViH. If during the $\overline{R/W}$ controlled write cycle the \overline{OE} is LOW, twp must be greater or equal to twHz + tow to allow the I/O drivers to turn off and on the data to be placed on the bus for the required tow. If \overline{OE} is HIGH during the $\overline{R/W}$ controlled write cycle, this requirement does not apply and the minimum write pulse is the specified twp. For the \overline{CE} controlled write cycle, \overline{OE} may be LOW with no degradation to tcw timing.
- 4. $\overline{\text{CMD}}$ access follows standard timing listed for both read and write accesses, $(\overline{\text{CE}} = \text{V}_{\text{IH}} \text{ when } \overline{\text{CMD}} = \text{V}_{\text{IL}})$ or $(\overline{\text{CMD}} = \text{V}_{\text{IH}} \text{ when } \overline{\text{CE}} = \text{V}_{\text{IL}})$.
- 5. Industrial temperature: for specific speeds, packages and powers contact your sales office.


Waveform of Read Cycles: Random Access Port (1,2)



NOTES:

- 1. $R\overline{W}$ is HIGH for read cycle.
- 2. Address valid prior to or coincident with $\overline{\text{CE}}$ transition LOW; otherwise tax is the limiting parameter.


Waveform of Read Cycles: Buffer Command Mode




NOTE:

1. $\overline{CE} = VIH \text{ when } \overline{CMD} = VIL.$

Waveform of Write Cycle No.1 (R/ $\overline{\mathbf{W}}$ Controlled Timing) Random Access Port $^{(1,6)}$



Waveform of Write Cycle No.2 (**CE**, **LB**, and/or **UB** Controlled Timing) Random Access Port^(1,6,7)



- 1. R/\overline{W} , \overline{CE} , or \overline{LB} and \overline{UB} must be inactive during all address transitions.
- 2. A write occurs during the overlap of $R/\overline{W} = V_{IL}$, $\overline{CE} = V_{IL}$ and $\overline{LB} = V_{IL}$ and/or $\overline{UB} = V_{IL}$.
- 3. twn is measured from the earlier of \overline{CE} (and \overline{LB} and/or \overline{UB}) or $\overline{R/W}$ going HIGH to the end of the write cycle.
- 4. During this period, I/O pins are in the output state and the input signals must not be applied.
- 5. If the CE LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the High-impedance state.
- 6. \overline{OE} is continuously HIGH, \overline{OE} = ViH. If during the R/ \overline{W} controlled write cycle the \overline{OE} is LOW, twp must be greater or equal to twHz + tow to allow the I/O drivers to turn off and on the data to be placed on the bus for the required tow. If \overline{OE} is HIGH during the R/ \overline{W} controlled write cycle, this requirement does not apply and the minimum write pulse is the specified twp. For the \overline{CE} controlled write cycle, \overline{OE} may be LOW with no degregation to tcw timing.
- 7. I/Oout is never enabled, therefore the output is in HIGH-Z state during the entire write cycle.
- 8. CMD access follows the standard CE access described above. If CMD = VIL, then CE must = VIH or, when CE = VIL, CMD must = VIH.

Sequential Port: AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range^(1,3)

βοιαί			70825X20 Com'l Only		70825X25 Com'l Only		5X35 I Only	70825X45 Com'l Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE										
tcyc	Sequential Clock Cycle Time	25	_	30		40		50	_	ns
tсн	Clock Pulse HIGH	10	_	12		15		18	_	ns
tcL	Clock Pulse LOW	10	_	12		15	-	18		ns
tes	Count Enable and Address Pointer Set-up Time	5	_	5		6	-	6		ns
tЕН	Count Enable and Address Pointer Hold Time	2	_	2		2	-	2		ns
tsoe	Output Enable to Data Valid	_	8	_	10		15	_	20	ns
toLZ	Output Enable Low-Z Time ⁽²⁾	2	_	2	_	2	_	2	_	ns
tонz	Output Enable High-Z Time (2)	_	9	_	11	_	15		15	ns
tco	Clock to Valid Data	_	20	_	25	_	35		45	ns
tckhz	Clock High-Z Time ⁽²⁾	_	12	_	14	_	17	_	20	ns
tcklz	Clock Low-Z Time ⁽²⁾	3	_	3	_	3	_	3	_	ns
tЕВ	Clock to EOB	_	13	_	15	_	18	_	23	ns

3016 tbl 22a

Sequential Port: AC Electrical Characteristics Over the Operating Temperature and Supply Voltage^(1,3)

		70825X20 Com'l Only		70825X25 Com'l Only		70825X35 Com'l Only		70825X45 Com'l Only			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
WRITE CYCLE											
tcyc	Sequential Clock Cycle Time	25	_	30		40	_	50		ns	
trs	Flow Restart Time	13	_	15		20	_	20		ns	
tws	Chip Select and Read/Write Set-up Time	5	_	5		6	_	6		ns	
twн	Chip Select and Read/Write Hold Time	2	_	2		2	_	2	_	ns	
tos	Input Data Set-up Time	5	_	5		6	_	6		ns	
tон	Input Data Hold Time	2	_	2		2	_	2		ns	

NOTES:

3016 tbl 23a

- 1. 'X' in part number indicates power rating (S or L).
- 2. Transition measured at 0mV from steady state. This parameter is guaranteed with the AC Output Test Load (Figure 1) by device characterization, but is not production tested
- 3. Industrial temperature: for specific speeds, packages and powers contact your sales office.

3016 tbl 24a

Sequential Port: AC Electrical Characteristics Over the Operating Temperature and Supply Voltage^(1,2)


		70825X20 Com'l Only		70825X25 Com'l Only		70825X35 Com'l Only		70825X45 Com'l Only			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
RESET CYCLE											
trspw	Reset Pulse Width	13	_	15	_	20	_	20	_	ns	
twers	Write Enable HIGH to Reset HIGH	10	_	10	_	10	_	10	_	ns	
trsrc	Reset HIGH to Write Enable LOW	10	_	10	_	10	_	10	_	ns	
trsfv	Reset HIGH to Flag Valid	15	_	20	_	25	_	25	_	ns	

NOTE:

1. 'X' in part number indicates power rating (S or L).


2. Industrial temperature: for specific speeds, packages and powers contact your sales office.

Sequential Port: Write, Pointer Load Non-Incrementing Read



- 1. If $\overline{SLD} = V_{IL}$, then address will be clocked in on the SCLK's rising edge.
- 2. If $\overline{\text{CNTEN}} = \text{V}_{\text{IH}}$ for the SCLK's rising edge, the internal address counter will not advance.
- 3. Pointer is not incremented on cycle immediately following SLD even if CNTEN is LOW.


Sequential Port: Write, Pointer Load, Burst Read



NOTES:

- 1. If $\overline{SLD} = V_{IL}$, then address will be clocked in on the SCLK's rising edge.
- 2. If $\overline{\text{CNTEN}} = \text{V}_{\text{IH}}$ for the SCLK's rising edge, the internal address counter will not advance.
- 3. Pointer is not incremented on cycle immediately following SLD even if CNTEN is LOW.


Read **STRT/EOB** Flag Timing - Sequential Port(1)




NOTES: (Also used in the Figure "Read STRT/EOB Flag Timing")

- 1. If \overline{SSTRT}_1 or $\overline{SSTRT}_2 = V_{IL}$, then address will be clocked in on the SCLK's rising edge.
- 2. If CNTEN = VIH for the SCLK's rising edge, the internal address counter will not advance.
- 3. SOE will control the output and should be HIGH on power-up. If SCE = VIL and is clocked in while SR/W = VIH, the data addressed will be read out within that cycle. If SCE = VIL and is clocked in while SR/W = VIL, the data addressed will be written to if the last cycle was a read. SOE may be used to control the bus contention and permit a write on this cycle.
- 4. Unlike SLD case, CNTEN is not disabled on cycle immediately following SSTRT.
- 5. If $SR/\overline{W} = V_{IL}$, data would be written to Do again since $\overline{CNTEN} = V_{IH}$.
- 6. SOE = VIL makes no difference at this point since the SR/W = VIL disables the output until SR/W = VIH is clocked in on the next rising clock edge.

Waveform of Write Cycles: Sequential Port




Waveform of Burst Write Cycles: Sequential Port



- 1. If $\overline{SLD} = V_{IL}$, then address will be clocked in on the SCLK's rising edge.
- 2. If $\overline{\text{CNTEN}} = \text{VIH}$ for the SCLK's rising edge, the internal address counter will not advance.
- 3. Pointer is not incrementing on cycle immediately following \$\overline{SLD}\$ even if \$\overline{CNTEN}\$ is LOW.
- 4. If $SR/\overline{W} = V_{IL}$, data would be written to Do again since $\overline{CNTEN} = V_{IH}$.
- 5. $\overline{SOE} = V_{IL}$ makes no difference at this point since the SR/W = V_{IL} disables the output until SR/W = V_{IH} is clocked in on the next rising clock edge.

Waveform of Write Cycles: Sequential Port (STRT/EOB Flag Timing)




3016 drw 22


NOTES: (Also used in the Figure "Read STRT/EOB Flag Timing")

- 1. If SSTRT1 or SSTRT2 = VIL, then address will be clocked in on the SCLK's rising edge.
- 2. If $\overline{\text{CNTEN}} = \text{V}_{\text{IH}}$ for the SCLK's rising edge, the internal address counter will not advance.
- 3. SOE will control the output and should be HIGH on power-up. If SCE = VIL and is clocked in while SR/W = VIH, the data addressed will be read out within that cycle. If SCE = VIL and is clocked in while SR/W = VIL, the data addressed will be written to if the last cycle was a read. SOE may be used to control the bus contention and permit a write on this cycle.
- 4. Unlike SLD case, CNTEN is not disabled on cycle immediately following SSTRT.
- 5. If SR/W = VIL, data would be written to Do again since CNTEN = VIH.
- 6. SOE = VIL makes no difference at this point since the SR/W = VIL disables the output until SR/W = VIH is clocked in on the next rising clock edge.

Sequential Counter Enable Cycle After Reset, Write Cycle (1,4,6)




Sequential Counter Enable Cycle After Reset, Read Cycle (1,4)




- 1. 'D0' represents data input for Address=0, 'D1' represents data input for Address=1, etc.
- 1. If $\overline{\text{CNTEN}} = \text{VIL}$ then 'D1' would be written into 'A1' at this point.
- 3. Data output is available at a tcD after the SRW=VIH is clocked. The RST sets SR/W=LOW internally and therefore disables the output until the next clock.
- 4. SCE=VIL throughout all cycles.
- 5. If CNTEN=VIL then 'D1' would be clocked out (read) at this point.
- 6. SR/W=VIL.

Random Access Port - Reset Timing




Random Access Port Restart Timing of Sequential Port(1)



- 1. The sequential port is in the STOP mode and is being restarted from the random port by the Bit 4 Counter Release (see Case 5).
- 2. "0" is written to Bit 4 from the random port at address [A2 A0] = 100, when $\overline{\text{CMD}} = \text{VIL}$ and $\overline{\text{CE}} = \text{VIH}$. The device is in the Buffer Command Mode (see Case 5).
- 3. CLR is an internal signal only and is shown for reference only.
- 4. Sequential port must also prohibit SR/W or SCE from being LOW for twens and these periods, or SCLK must not toggle from LOW-to-HIGH until after these.

Ordering Information



Industrial temperature range is available.
 For specific speeds, packages and powers contact your sales office.

Datasheet Document History

1/27/99: Initiated datasheet document history

Converted to new format 6/4/99: Changed drawing format 11/10/99: Replaced IDT logo

4/18/00: Page 3 Changed "Clock" to "Inputs/Outputs" in Random pin description table

Added "Outputs" in Sequential pin description table

Changed ±200mV to 0mV in notes

5/23/00: Page 4 Increased storage temperature parameter

Clarified TA parameter

Page 5 DC Electrical parameters-changed wording from "open" to "disabled"

01/29/09: Page 21 Removed "IDT" from orderable part number



CORPORATE HEADQUARTERS

6024 Silver Creek Valley Road San Jose, CA 95138 for SALES:

800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com

for Tech Support: 408-284-2794 DualPortHelp@idt.com