MOSFET – Power, N-Channel, SUPERFET III, Easy Drive

650 V, 10 A, 360 mΩ

Description

SUPERFET III MOSFET is ON Semiconductor's brand-new high voltage super-junction (SJ) MOSFET family that is utilizing charge balance technology for outstanding low on-resistance and lower gate charge performance. This advanced technology is tailored to minimize conduction loss, provide superior switching performance, and withstand extreme dv/dt rate.

Consequently, SUPERFET III MOSFET Easy drive series helps manage EMI issues and allows for easier design implementation.

Features

- 700 V @ T_J = 150°C
- Typ. $R_{DS(on)} = 310 \text{ m}\Omega$
- Ultra Low Gate Charge (Typ. Q_g = 18 nC)
- Low Effective Output Capacitance (Typ. C_{oss(eff.)} = 173 pF)
- 100% Avalanche Tested
- These Devices are Pb-Free and are RoHS Compliant

Applications


- Computing / Display Power Supplies
- Telecom / Server Power Supplies
- Industrial Power Supplies
- Lighting / Charger / Adapter



ON Semiconductor®

www.onsemi.com

V _{DSS}	R _{DS(ON)} MAX	I _D MAX
650 V	360 mΩ @ 10 V	10 A





MARKING DIAGRAM



\$Y = ON Semiconductor Logo &Z = Assembly Plant Code &3 = Data Code (Year & Week)

&K = Lot

FCD360N65S3R0 = Specific Device Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

ABSOLUTE MAXIMUM RATINGS ($T_C = 25^{\circ}C$, Unless otherwise noted)

Symbol	Parameter	Value	Unit	
V _{DSS}	Drain to Source Voltage	Drain to Source Voltage		V
V _{GSS}	Gate to Source Voltage	- DC	±30	V
		- AC (f > 1 Hz)	±30	V
I _D	Drain Current:	– Continuous (T _C = 25°C)	10	Α
		– Continuous (T _C = 100°C)	6	
I _{DM}	Drain Current:	- Pulsed (Note 1)	25	Α
E _{AS}	Single Pulsed Avalanche Energy (Note 2)	40	mJ	
I _{AS}	Avalanche Current (Note 2)		2.1	Α
E _{AR}	Repetitive Avalanche Energy (Note 1)		0.83	mJ
dv/dt	MOSFET dv/dt		100	V/ns
	Peak Diode Recovery dv/dt (Note 3)	20		
P_{D}	Power Dissipation	(T _C = 25°C)	83	W
		Derate Above 25°C	0.67	W/°C
T _J , T _{STG}	Operating and Storage Temperature Range		-55 to +150	°C
TL	Maximum Lead Temperature for Soldering, 1/8" from Case for 5 seconds		300	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Repetitive rating: pulse–width limited by maximum junction temperature.
 2. $I_{AS}=2.1$ A, $R_{G}=25$ Ω , starting $T_{J}=25$ °C.
 3. $I_{SD}\leq 5$ A, di/dt ≤ 200 A/ μ S, $V_{DD}\leq 400$ V, starting $T_{J}=25$ °C.

THERMAL CHARACTERISTICS

Symbol	Parameter	Value	Unit
$R_{ heta JC}$	Thermal Resistance, Junction to Case, Max.	1.5	°C/W
$R_{ hetaJA}$	Thermal Resistance, Junction to Ambient, Max. Note 4)	52	

^{4.} Device on 1 in² pad 2 oz copper pad on 1.5 x 1.5 in. board of FR-4 material.

PACKAGE MARKING AND ORDERING INFORMATION

Part Number	Top Marking	Package	Packing Method	Reel Size	Tape Width	Quantity [†]
FCD360N65S3R0	FCD360N65S3R0	TO-252	Tape and Reel	330 mm	16 mm	2500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
OFF CHARACT	ERISTICS		•		•	
BV _{DSS}	Drain to Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}, T_J = 25^{\circ}\text{C}$	650	_	_	V
		V _{GS} = 0 V, I _D = 1 mA, T _J = 150°C	700	_	_	V
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temperature Coefficient	I _D = 1 mA, Referenced to 25°C	-	0.68	-	V/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 650 V, V _{GS} = 0 V	-	_	1	μΑ
		V _{DS} = 520 V, T _C = 125°C	_	0.58	_	
I _{GSS}	Gate to Body Leakage Current	V _{GS} = ±30 V, V _{DS} = 0 V	-	-	±100	nA
ON CHARACTE	ERISTICS		•	•		•
V _{GS(th)}	Gate Threshold Voltage	$V_{GS} = V_{DS}$, $I_D = 0.2 \text{ mA}$	2.5	_	4.5	V
R _{DS(on)}	Static Drain to Source On Resistance	V _{GS} = 10 V, I _D = 5 A	_	310	360	mΩ
9FS	Forward Transconductance	V _{DS} = 20 V, I _D = 5 A	-	6	-	S
YNAMIC CHA	RACTERISTICS			•		
C _{iss}	Input Capacitance	V _{DS} = 400 V, V _{GS} = 0 V, f = 1 MHz	-	730	_	pF
C _{oss}	Output Capacitance		_	15	_	pF
C _{oss(eff.)}	Effective Output Capacitance	V _{DS} = 0 V to 400 V, V _{GS} = 0 V	_	173	_	pF
C _{oss(er.)}	Energy Related Output Capacitance	V _{DS} = 0 V to 400 V, V _{GS} = 0 V	-	26	-	pF
Q _{g(tot)}	Total Gate Charge at 10V	$V_{DS} = 400 \text{ V}, I_D = 5 \text{ A}, V_{GS} = 10 \text{ V}$	_	18	_	nC
Q _{gs}	Gate to Source Gate Charge	(Note 5)	_	4.3	-	nC
Q _{gd}	Gate to Drain "Miller" Charge		_	7.6	-	nC
ESR	Equivalent Series Resistance	f = 1 MHz	-	1	-	Ω
WITCHING CH	IARACTERISTICS			•	•	
t _{d(on)}	Turn-On Delay Time	V _{DD} = 400 V, I _D = 5 A,	-	12	_	ns
t _r	Turn-On Rise Time	$V_{GS} = 10 \text{ V}, R_g = 4.7 \Omega$ (Note 5)	_	11	_	ns
t _{d(off)}	Turn-Off Delay Time	, ,	_	34	-	ns
t _f	Turn-Off Fall Time		_	10	_	ns
SOURCE-DRAI	N DIODE CHARACTERISTICS		I.			
I _S	Maximum Continuous Source to Drain Diode Forward Current		_	_	10	Α
I _{SM}	Maximum Pulsed Source to Drain Diode Forward Current		_	-	25	Α
V _{SD}	Source to Drain Diode Forward Voltage	V _{GS} = 0 V, I _{SD} = 5 A	-	-	1.2	V
t _{rr}	Reverse Recovery Time	V _{GS} = 0 V, I _{SD} = 5 A,	-	241	-	ns
Q _{rr}	Reverse Recovery Charge	dI _F /dt = 100 A/μs	_	2.4		μC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

5. Essentially independent of operating temperature typical characteristics.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 3. On-Resistance Variation vs
Drain Current and Gate Voltage




Figure 5. Capacitance Characteristics




Figure 2. Transfer Characteristics




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 6. Gate Charge Characteristics

TYPICAL PERFORMANCE CHARACTERISTICS (Continued)




Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 9. Maximum Safe Operating Area




Figure 11. Eoss vs. Drain to Source Voltage




Figure 8. On–Resistance Variation vs. Temperature




Figure 10. Maximum Drain Current vs. Case Temperature

TYPICAL PERFORMANCE CHARACTERISTICS (Continued)




Figure 12. Transient Thermal Response Curve




Figure 13. Gate Charge Test Circuit & Waveform




Figure 14. Resistive Switching Test Circuit & Waveforms




Figure 15. Unclamped Inductive Switching Test Circuit & Waveforms




Figure 16. Peak Diode Recovery dv/dt Test Circuit & Waveforms

SUPERFET is a registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.

h3

3

 $-\Box$

L3

Æ

L4

0.25 MAM C





C

(z)

DPAK3 (TO-252 3 LD)CASE 369AS **ISSUE A**


DATE 28 SEP 2022

NOTES: UNLESS OTHERWISE SPECIFIED

- A) THIS PACKAGE CONFORMS TO JEDEC, TO-252, ISSUE C, VARIATION AA.
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-2009.
- D) SUPPLIER DEPENDENT MOLD LOCKING HOLES OR CHAMFERED
- CORNERS OR EDGE PROTRUSION.

 FOR DIODE PRODUCTS, L4 IS 0.25 MM MAX.

 F) DIMENSIONS ARE EXCLUSIVE OF BURRS,
- MOLD FLASH AND TIE BAR EXTRUSIONS.
- G) LAND PATTERN RECOMMENDATION IS BASED ON IPC7351A STD TO228P991X239-3N.



	IVIIN.	NOM.	MAX.	
Α	2.18	2.29	2.39	
A1	0.00	-	0.127	
b	0.64	0.77	0.89	
b2	0.76	0.95	1.14	
b3	5.21	5.34	5.46	
С	0.45	0.53	0.61	
c2	0.45	0.52	0.58	
D	5.97	6.10	6.22	
D1	5.21	_	_	
Е	6.35	6.54	6.73	
E1	4.32	_	_	
е	2.286 BSC			
e1	4.572 BSC			
Н	9.40	9.91	10.41	
1	1.40	1 59	1 78	


2 90 RFF


0.51 BSC


1.08

MILLIMETERS

DETAIL A (ROTATED -90°) SCALE: 12X







1.1

12

L3

GENERIC MARKING DIAGRAM*

XXXXXX XXXXXX **AYWWZZ**

XXXX = Specific Device Code

= Assembly Location Α

WW = Work Week

= Assembly Lot Code

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

LAND PATTERN RECOMMENDATION

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

DOCUMENT NUMBER:	98AON13810G	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DPAK3 (TO-252 3 LD)		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales