

SN65LVDS179

SGLS203B-SEPTEMBER 2003-REVISED JANUARY 2007

6

7 — B

9

10

12

11

14

13

10

11

2

1

6

7

14

13

2

7

Α

в

1Y

1Z

2Y

2Z

1A

1B

2A

2B

1Y

1Z

1A

<del>°</del> Z

Α

#### FEATURES

- Controlled Baseline
  - One Assembly/Test Site, One Fabrication Site
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree (1)
- Meet or Exceed the Requirements of ANSI TIA/EIA-644-1995 Standard
- Signaling Rates up to 400 Mbps
- Bus-Terminal ESD Exceeds 12 kV
- Operates From a Single 3.3-V Supply
- Low-Voltage Differential Signaling With Typical Output Voltages of 350 mV and a 100- $\Omega$  Load
- Propagation Delay Times
  - Driver: 1.7 ns Typ
  - Receiver: 3.7 ns Typ
- Power Dissipation at 200 MHz
  - Driver: 25 mW Typical
  - Receiver: 60 mW Typical
- LVTTL Input Levels Are 5-V Tolerant
- Receiver Maintains High Input Impedance With V<sub>cc</sub> < 1.5 V</li>
- Receiver Has Open-Circuit Fail Safe

(1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.


#### D OR DGK PACKAGE (TOP VIEW) 8 🛛 A V<sub>CC</sub> 7 **|** B R Π 2 D 6 🛛 Z 3 GND 4 5 🛛 Y SN65LVDS180 **D OR PW PACKAGE** (TOP VIEW) NC [ 14 V<sub>CC</sub> 5 1 D R 13 Vcc 2 4 RE [ 12 🛛 A 3 DE 3 11 🛛 B DE I 4 RE 10 🛛 Z DП 5 2 R GND [ 91 Y 6 GND [ 7 8 NC SN65LVDS050 **D OR PW PACKAGE** 15 (TOP VIEW) 1**D** 12 1B 16 Vcc 1 DE 9 1A 👖 2 15 1D 2D 1R 🛙 14**1**1Y 3 RE 4 13 1Z 3 DE 2R 🛛 5 12 1R 2A 🛛 11 1 2Z 6 4 RE 2B 🛙 7 10 2Y 5 GND 8 9 2D 2R SN65LVDS051 **D OR PW PACKAGE** (TOP VIEW) 15 1D 16 V<sub>CC</sub> 1B 1 4 1DE 1A Π 15 1D 2 3 14 1Y 1R 3 1R Π 1DE 4 13 1Z П

12 2DE

11 1 2Z

10 2Y

9 2D



### **DESCRIPTION/ORDERING INFORMATION**

The SN65LVDS179, SN65LVDS180, SN65LVDS050, and SN65LVDS051 are differential line drivers and receivers that use low-voltage differential signaling (LVDS) to achieve signaling rates as high as 400 Mbps. The TIA/EIA-644 standard compliant electrical interface provides a minimum differential output voltage magnitude of 247 mV into a 100- $\Omega$  load, and receipt of 100-mV signals with up to 1 V of ground potential difference between a transmitter and receiver.

2R 🛛 5

2A 🛙 6

2B 🛛 7

Π 8

GND



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SGLS203B-SEPTEMBER 2003-REVISED JANUARY 2007

#### **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

The intended application of this device and signaling technique is for point-to-point baseband data transmission over controlled impedance media of approximately  $100-\Omega$  characteristic impedance. The transmission media may be printed circuit board traces, backplanes, or cables. (Note: The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other application specific characteristics.)

The devices offer various driver, receiver, and enabling combinations in industry standard footprints. Since these devices are intended for use in simplex or distributed simplex bus structures, the driver enable function does not put the differential outputs into a high-impedance state, but rather disconnects the input and reduces the quiescent power used by the device. (For these functions with a high-impedance driver output, see the SN65LVDM series of devices.) All devices are characterized for operation from  $-55^{\circ}$ C to  $125^{\circ}$ C.

#### AVAILABLE OPTIONS<sup>(1)</sup>

T <sub>A</sub>		PACKAGE						
	SMALL OUTLINE (D)	SMALL OUTLINE (DGK)	SMALL OUTLINE (PW)					
	SN65LVDS050MDREP <sup>(2)</sup>		SN65LVDS050MPWREP <sup>(2)</sup>					
55°C TO 125°C	SN65LVDS051MDREP <sup>(2)</sup>		SN65LVDS051MPWREP <sup>(2)</sup>					
-55°C TO 125°C	SN65LVDS179MDREP <sup>(2)</sup>	SN65LVDS179MDGKREP						
	SN65LVDS180MDREP <sup>(2)</sup>		SN65LVDS180MPWREP <sup>(2)</sup>					

(1) For the most current packaging and odering infomation, see the Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

(2) Product Preview

SGLS203B-SEPTEMBER 2003-REVISED JANUARY 2007

#### **FUNCTION TABLES**

#### SN65LVDS179 Receiver<sup>(1)</sup>

INPUTS	OUTPUT
$V_{ID} = V_A - V_B$	R
$V_{ID} \ge 100 \text{ mV}$	Н
– 100 mV < V <sub>ID</sub> < 100 mV	?
$V_{ID} \ge 100 \text{ mV}$	L
Open	Н

(1) H = high level, L = low level, ? = indeterminate

#### SN65LVDS179 Driver<sup>(1)</sup>

INPUT	OUTF	PUTS
D	Y	Z
L	L	Н
Н	Н	L
Open	L	Н

(1) H = high level, L = low level

# SN65LVDS180, SN65LVDS050, and SN65LVDS051 Receiver<sup>(1)</sup>

INPUTS		OUTPUT
$V_{ID} = V_A - V_B$	RE	R
$V_{ID} \ge 100 \text{ mV}$	L	Н
– 100 mV < V <sub>ID</sub> < 100 mV	L	?
V <sub>ID</sub> ≤– 100 mV	L	L
Open	L	Н
Х	Н	Z

(1) H = high level, L = low level, Z = high impedance, X = don't care

# SN65LVDS180, SN65LVDS050, and SN65LVDS051 Driver<sup>(1)</sup>


INPU	JTS	OUT	PUTS
D	DE	Y	Z
L	Н	L	Н
Н	Н	Н	L
Open	Н	L	Н
Х	L	OFF	OFF

(1) H = high level, L = low level, OFF = No Output, X = don't care



SGLS203B-SEPTEMBER 2003-REVISED JANUARY 2007

EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS



SGLS203B-SEPTEMBER 2003-REVISED JANUARY 2007

#### Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT		
V <sub>CC</sub>	Supply voltage range <sup>(2)</sup>		-0.5	4	V		
		D, R, DE, and RE	-0.5	6	V		
		Y, Z, A, and B	-0.5	4	v		
	Electrostatio discharge	Y, Z, A, B, and GND <sup>(3)</sup>	Class 3,	Class 3, A: 12 kV, E			
	Electrostatic discharge	All	Class 3	Class 3, A: 7 kV, B: 5			
	Continuous power dissipation		See	Dissipat	tion Rating Table		
	Storage temperature range		- 65	150	°C		
	Lead temperature 1,6 mm (1/16 in) from	m case for 10 s		250	°C		

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential I/O bus voltages are with respect to network ground terminal.

(3) Tested in accordance with MIL-STD-883C Method 3015.7

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE $T_A = 25^{\circ}C^{(1)}$	T <sub>A</sub> = 85°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING		
DGK	424 mW	3.4 mW/°C	220 mW	84mW		
PW(14)	736mw	5.9 mW/°C	383 mW	146mW		
PW(16)	839mw	6.7 mW/°C	437 mW	169mW		
D(8)	635mw	5.1 mW/°C	330 mW	125mW		
D(14)	987mw	7.9 mW/°C	513 mW	197mW		
D(16)	1110mw	8.9 mW/°C	577 mW	220mW		

#### **Dissipation Ratings Table**

(1) This is the inverse of the junction-to-ambient thermal resistance when board mounted and with no air flow.

#### **Recommended Operating Conditions**

		MIN	NOM MAX	UNIT
V <sub>CC</sub>	Supply voltage	3	3.3 3.6	V
V <sub>IH</sub>	High-level input voltage	2		V
V <sub>IL</sub>	Low-level input voltage		0.8	V
V <sub>ID</sub>	Magnitude of differential input voltage	0.1	0.6	V
V <sub>OD(dis)</sub>	Magnitude of differential output voltage with disabled driver		520	mV
$V_{\text{OY}} \text{ or } V_{\text{OZ}}$	Driver output voltage	0	2.4	V
V <sub>IC</sub>	Common-mode input voltage (see Figure 5)	$\frac{ V_{ D }}{2}$	$2.4 - \frac{\left V_{ID}\right }{2}$	V
			$V_{CC} - 0.8$	
T <sub>A</sub>	Operating free-air temperature <sup>(1)</sup>	-55	125	°C

(1) Long term high-temperature storage and/or extended use at maximum recommended operating conditions may result in a reduction of overall device life. See http://www.ti.com/ep\_quality for additional information on enhanced plastic packaging



SGLS203B-SEPTEMBER 2003-REVISED JANUARY 2007

#### **Device Electrical Characteristics**

over recommended operating conditions (unless otherwise noted)

	PARAM	IETER	TEST CONDITIONS	MIN TY	P <sup>(1)</sup>	MAX	UNIT	
	SN	65LVDS179	No receiver load, Driver $R_L = 100 \Omega$		9	12	mA	
			Driver and receiver enabled, No receiver load, Driver $\text{R}_{\text{L}}$ = 100 $\Omega$		9	12		
	SN	165LVDS180	Driver enabled, Receiver disabled, $R_L = 100 \Omega$		5	7	mA	
			Driver disabled, Receiver enabled, No load		1.5	2		
			Disabled		0.5	1		
	pply rrent SN65LVDS050	Drivers and receivers enabled, No receiver loads, Driver $R_L$ = 100 $\Omega$		12	20			
		Drivers enabled, Receivers disabled, $R_L = 100 \Omega$		10	16	mA		
			Drivers disabled, Receivers enabled, No loads		3	6		
			Disabled		0.5	1		
	CN		Drivers enabled, No receiver loads, Driver R <sub>L</sub> = 100 $\Omega$		12	20	A	
	SIN	165LVDS051	Drivers disabled, No loads		3	6	mA	

(1) All typical values are at 25°C and with a 3.3-V supply.

#### **Driver Electrical Characteristics**

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OD</sub>	Differential output voltage magnitude		$R_{I} = 100 \Omega$ ,	247	340	454	
$\Delta  V_{OD} $	Change in differential output voltage n between logic states	nagnitude	See Figure 1 and Figure 2	-50		50	mV
V <sub>OC(SS)</sub>	Steady-state common-mode output vo	oltage		1.125	1.2	1.375	V
$\Delta V_{OC(SS)}$	Change in steady-state common-mod between logic states	e output voltage	See Figure 3			50	mV
V <sub>OC(PP)</sub>	Peak-to-peak common-mode output v	oltage			50	150	mV
		DE			-0.5	-20	μΑ
IIH	High-level input current	D			2	20	
		DE	V 0.9.V		-0.5	-10	۸
IIL	Low-level input current	D	V <sub>IL</sub> = 0.8 V		2	10	μA
		<u>.</u>	$V_{OY}$ or $V_{OZ} = 0 V$		3	10	
I <sub>OS</sub>	Short-circuit output current		$V_{OD} = 0 V$		3	10	mA
			$\begin{array}{l} DE=0\;V,\\ V_{OY}=V_{OZ}=0\;V \end{array}$				
I <sub>O(OFF)</sub>	Off-state output current		$\begin{array}{l} DE = V_{CC}, \\ V_{OY} = V_{OZ} = 0 \; V, \\ V_{CC} < 1.5 \; V \end{array}$	-1		1	μΑ
CIN	Input capacitance				3		pF

SGLS203B-SEPTEMBER 2003-REVISED JANUARY 2007

#### **Receiver Electrical Characteristics**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V <sub>IT+</sub>	Positive-going differential input voltage threshold	Cap Figure 5 and Table 4			100		
V <sub>IT-</sub>	Negative-going differential input voltage threshold	See Figure 5 and Table 1	-100			mV	
V		I <sub>OH</sub> = -8 mA	2.4			V	
V <sub>OH</sub>	High-level output voltage	$I_{OH} = -4 \text{ mA}$	2.8			v	
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 8 mA			0.4	V	
		V <sub>1</sub> = 0	-2	-11	-20		
I	Input current (A or B inputs)	V <sub>I</sub> = 2.4 V	-1.2	-3		μA	
I <sub>I(OFF)</sub>	Power-off input current (A or B inputs)	$V_{CC} = 0 V$			±20	μΑ	
I <sub>IH</sub>	High-level input current (enables)	V <sub>IH</sub> = 5 V			±10	μΑ	
IIL	Low-level input current (enables)	V <sub>IL</sub> = 0.8 V			±10	μΑ	
I <sub>OZ</sub>	High-impedance output current	V <sub>O</sub> = 0 or 5 V			±10	μΑ	
CI	Input capacitance			5		pF	

#### **Driver Switching Characteristics**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP <sup>(1)</sup>	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low- to high-level output		1.7	4.5	ns
t <sub>PHL</sub>	Propagation delay time, high- to low-level output	 	1.7	4.5	ns
t <sub>r</sub>	Differential output signal rise time	$R_{\rm I} = 100 \ \Omega, C_{\rm I} = 10 \ pF,$	0.8	1.2	ns
t <sub>f</sub>	Differential output signal fall time	R <sub>L</sub> = 100 Ω, C <sub>L</sub> = 10 pF, See Figure 2	0.8	1.2	ns
t <sub>sk(p)</sub>	Pulse skew ( t <sub>PHL</sub> - t <sub>PLH</sub>  ) <sup>(2)</sup>		300		ps
t <sub>sk(o)</sub>	Channel-to-channel output skew <sup>(3)</sup>		150		ps
t <sub>en</sub>	Enable time	See Figure 4	4.3	10	ns
t <sub>dis</sub>	Disable time	See Figure 4	3.1	10	ns

All typical values are at 25°C and with a 3.3-V supply.
t<sub>sk(p)</sub> is the magnitude of the time difference between the high-to-low and low-to-high propagation delay times at an output.
t<sub>sk(0)</sub> is the magnitude of the time difference between the outputs of a single device with all of their inputs connected together.

#### **Receiver Switching Characteristics**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low- to high-level output			3.7	4.5	ns
t <sub>PHL</sub>	Propagation delay time, high- to low-level output			3.7	4.5	ns
t <sub>sk(p)</sub>	Pulse skew ( t <sub>PHL</sub> – t <sub>PLH</sub>  ) <sup>(2)</sup>	C <sub>L</sub> = 10 pF, See Figure 6		0.3		ns
t <sub>r</sub>	Output signal rise time			0.7	1.5	ns
t <sub>f</sub>	Output signal fall time			0.9	1.5	ns
t <sub>PZH</sub>	Propagation delay time, high-impedance to high-level output			2.5		ns
t <sub>PZL</sub>	Propagation delay time, high-impedance to low-level output	See Figure 7		2.5		ns
t <sub>PHZ</sub>	Propagation delay time, high-level to high-impedance output	— See Figure 7		7		ns
t <sub>PLZ</sub>	Propagation delay time, low-level to high-impedance output			4		ns

(1) All typical values are at 25°C and with a 3.3-V supply.


(2)  $t_{sk(p)}$  is the magnitude of the time difference between the high-to-low and low-to-high propagation delay times at an output.


SGLS203B-SEPTEMBER 2003-REVISED JANUARY 2007




#### PARAMETER MEASUREMENT INFORMATION

#### Driver








A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 1$  ns, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ± 0.2 ns. C<sub>L</sub> includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

Figure 2. Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal




SGLS203B-SEPTEMBER 2003-REVISED JANUARY 2007

#### PARAMETER MEASUREMENT INFORMATION (continued)



A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 1$  ns, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ± 0.2 ns. C<sub>L</sub> includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T. The measurement of V<sub>OC(PP)</sub> is made on test equipment with a –3-dB bandwidth of at least 300 MHz.

Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage



A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 1$  ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ± 10 ns.  $C_L$  includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

#### Figure 4. Enable and Disable Time Circuit and Definitions

SGLS203B-SEPTEMBER 2003-REVISED JANUARY 2007



#### PARAMETER MEASUREMENT INFORMATION (continued)

#### Receiver





Figure 5. Receiver Voltage Definitions

APPLIE	D VOLTAGES (V)	RESULTING DIFFERENTIAL INPUT VOLTAGE (mV)	RESULTING COMMON-MODE INPUT VOLTAGE (V)				
VIA	V <sub>IB</sub>	V <sub>ID</sub>	V <sub>IC</sub>				
1.25	1.15	100	1.2				
1.15	1.25	-100	1.2				
2.4	2.3	100	2.35				
2.3	2.4	-100	2.35				
0.1	0	100	0.05				
0	0.1	-100	0.05				
1.5	0.9	600	1.2				
0.9	1.5	-600	1.2				
2.4	1.8	600	2.1				
1.8	2.4	-600	2.1				
0.6	0	600	0.3				
0	0.6	-600	0.3				



SGLS203B-SEPTEMBER 2003-REVISED JANUARY 2007




A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 1$  ns, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ± 0.2 ns. C<sub>L</sub> includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.





SGLS203B-SEPTEMBER 2003-REVISED JANUARY 2007



A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 1$  ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ± 10 ns. C<sub>L</sub> includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.






Figure 7. Enable/Disable Time Test Circuit and Waveforms


SGLS203B-SEPTEMBER 2003-REVISED JANUARY 2007

#### **TYPICAL CHARACTERISTICS**









5

4

3

2

1

0

2.5

2

1.5

-50

-30

<sup>t</sup> PHL – High-To-Low Propagation Delay Time – ns

0

10

 $V_{CC} = 3 V$ 


-10

20

VOL – Low-Level Output Votlage – V

V<sub>CC</sub> = 3.3 V

T<sub>A</sub> = 25°C








T<sub>A</sub> – Free-Air Temperature – °C

Texas TRUMENTS

SGLS203B-SEPTEMBER 2003-REVISED JANUARY 2007



#### **TYPICAL CHARACTERISTICS (continued)**

Ĵ.

INS

Texas

www.ti.com

TRUMENTS



SGLS203B-SEPTEMBER 2003-REVISED JANUARY 2007

#### **APPLICATION INFORMATION**

The devices are generally used as building blocks for high-speed point-to-point data transmission. Ground differences are less than 1 V with a low common-mode output and balanced interface for very low noise emissions. Devices can interoperate with RS-422, PECL, and IEEE-P1596. Drivers/receivers maintain ECL speeds without the power and dual supply requirements.




Figure 17. Data Transmission Distance Versus Rate



#### SN65LVDS179-EP, SN65LVDS180-EP SN65LVDS050-EP, SN65LVDS051-EP HIGH-SPEED DIFFERENTIAL LINE DRIVERS AND RECEIVERS SGLS203B-SEPTEMBER 2003-REVISED JANUARY 2007

#### **APPLICATION INFORMATION (continued)**

#### Fail Safe

One of the most common problems with differential signaling applications is how the system responds when no differential voltage is present on the signal pair. The LVDS receiver is like most differential line receivers, in that its output logic state can be indeterminate when the differential input voltage is between -100 mV and 100 mV and within its recommended input common-mode voltage range. However, TI's LVDS receiver is different in how it handles the open-input circuit situation.

Open-circuit means that there is little or no input current to the receiver from the data line itself. This could be when the driver is in a high-impedance state or the cable is disconnected. When this occurs, the LVDS receiver pulls each line of the signal pair to near  $V_{CC}$  through 300-k $\Omega$  resistors as shown in Figure 18. The fail-safe feature uses an AND gate with input voltage thresholds at about 2.3 V to detect this condition and force the output to a high-level, regardless of the differential input voltage.




Figure 18. Open-Circuit Fail Safe of the LVDS Receiver

It is only under these conditions that the output of the receiver is valid with less than a 100-mV differential input voltage magnitude. The presence of the termination resistor,  $R_t$ , does not affect the fail-safe function as long as it is connected as shown in the figure. Other termination circuits may allow a dc current to ground that could defeat the pullup currents from the receiver and the fail-safe feature.



10-Dec-2020

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN65LVDS179MDGKREP	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	BZO	Samples
V62/07612-03NE	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	BZO	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

### PACKAGE OPTION ADDENDUM

10-Dec-2020

#### OTHER QUALIFIED VERSIONS OF SN65LVDS179-EP :

• Catalog: SN65LVDS179

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product


### PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	•	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVDS179MDGKREP	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

### PACKAGE MATERIALS INFORMATION

3-Aug-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LVDS179MDGKREP	VSSOP	DGK	8	2500	358.0	335.0	35.0

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D> Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



## DGK (S-PDSO-G8)

### PLASTIC SMALL OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated