

Failsafe™ 2.5 V/3.3 V Zero Delay Buffer

Features

- Internal digital controlled crystal oscillator (DCXO) for continuous glitch-free operation
- Zero input-output propagation delay
- Low-jitter (35 ps max RMS) outputs
- Low output-to-output skew (200 ps max)
- 4.17 MHz to 166.7 MHz reference input
- Supports industry standard input crystals
- 166.7 MHz outputs
- 5V-tolerant inputs
- Phase-locked loop (PLL) bypass mode
- Dual reference inputs
- 16-Pin thin shrunk small outline package (TSSOP)
- 2.5 V or 3.3 V output power supplies
- 3.3 V core power supply
- Industrial temperature range

Functional Description


The CY23FS04-3 is a FailSafe™ zero delay buffer with two reference clock inputs and four phase-aligned outputs. The device provides an optimum solution for applications where continuous operation is required in the event of a primary clock failure.

The continuous, glitch-free operation is achieved by using a DCXO, which serves as a redundant clock source in the event of a reference clock failure by maintaining the last frequency and phase information of the reference clock.

The unique feature of the CY23FS04-3 is that the DCXO is in fact the primary clocking source, which is synchronized (phase-aligned) to the external reference clock. When this external clock is restored, the DCXO automatically resynchronizes to the external clock.

The frequency of the crystal that is connected to the DCXO must be an integer factor of the frequency of the reference clock. This factor is set by two select lines: S[2:1], see Table 2. The output power supply V_{DD} can be connected to either 2.5 V or 3.3 V. VDDC is the power supply pin for internal circuits and must be connected to 3.3 V.

Logic Block Diagram



[+] Feedback





Contents

. 3
. 4
. 7
. 9
. 9
. 9
10
10
11
11

Package Diagram	12
Acronyms	12
Document Conventions	12
Units of Measure	12
Document History Page	13
Sales, Solutions, and Legal Information	13
Worldwide Sales and Design Support	13
Products	13
PSoC Solutions	



Pin Configuration

Figure 1. Pin Diagram - CY23FS04-3 16-Pin TSSOP




Table 1. Pin Definition

Pin No.	Pin Name	Description
2, 1	REF[2:1]	Reference clock inputs. 5V-tolerant. [4]
4, 3	CLKB[2:1]	Bank B clock outputs. ^[1,2]
13, 14	CLKA[2:1]	Bank A clock outputs.[1,2]
15	FBK	Feedback input to the PLL.[1,4]
5, 12	S[2:1]	Frequency select pins and PLL and DCXO bypass mode. ^[3]
8	XIN	Reference crystal input.
9	XOUT	Reference crystal output.
10	FAIL#/SAFE	Valid reference indicator. A high level indicates a valid reference input.
11	VDD	2.5-V or 3.3-V power supply.
7	VDDC	3.3-V power supply.
6	VSS	Ground.
16	REFSEL	Reference select. Selects the active reference clock from either REF1 or REF2. REFSEL = 1, REF1 is selected; REFSEL = 0, REF2 is selected.

Table 2. Configuration Table

S[2:1]	XTAL (MHz)		REF (MHz)		OUT (MHz)		REF:OUT	REF:XTAL	Out:XTAL
O[2.1]	Min	Max	Min	Max	Min	Max	Ratio	Ratio	Ratio
00				PLL and DCXO Bypass Mode					
01	8.33	30.00	4.17	15.00	4.17	15.00	×1	1/2	1/2
10	8.00	25.00	16.00	50.00	16.00	50.00	×1	2	2
11	8.33	27.78	50.00	166.70	50.00	166.70	×1	6	6

- For normal operation, connect either one of the four clock outputs to the FBK input.
- 2. Weak pull downs on all outputs.
- 3. Weak pull ups on these inputs.
- 4. Weak pull down on these inputs



FailSafe Function

The CY23FS04-3 is targeted at clock distribution applications that require continued operation should the main reference clock fail. Existing approaches to this requirement have used multiple reference clocks with either internal or external methods for switching between references. The problem with this technique is that it leads to interruptions (or glitches) when transitioning from one reference to another, often requiring complex external circuitry or software to maintain system stability. The technique implemented in this design completely eliminates any switching of references to the PLL, greatly simplifying system design.

The CY23FS04-3 PLL is driven by the crystal oscillator, which is phase-aligned to an external reference clock so that the output of the device is effectively phase-aligned to the reference via the external feedback loop. This is accomplished by using a digitally controlled capacitor array to pull the crystal frequency over an approximate range of ± 300 ppm from its nominal frequency.

In this mode, if the reference frequency fails (stop or disappear), the DCXO maintains its last setting and a flag signal (FAIL#/SAFE) is set to indicate failure of the reference clock.

The CY23FS04-3 provides two select bits, S1 and S2, to control the reference-to-crystal frequency ratio. The DCXO is internally tuned to the phase and frequency of the external reference only when the reference frequency divided by this ratio is within the DCXO capture range. If the frequency is out of range, a flag is set on the FAIL#/SAFE pin notifying the system that the selected reference is not valid. If the reference moves in range, then the flag is cleared, indicating to the system that the selected reference is valid.

Figure 2. Fail#/Safe Timing for Input Reference Failing Catastrophically




Figure 3. Fail#/Safe Timing Formula

$$t_{FSL(max)} = 2 (t_{REF} \mathbf{x} \mathbf{n}) + 25 \text{ ns}$$

$$n = \frac{F_{REE}}{F_{XTAL}} = 4 \text{ (in above example)}$$

$$t_{FSH(min)} = 12 (t_{REF} \mathbf{x} \mathbf{n}) + 25 \text{ ns}$$

Table 3. FailSafe Timing Table

Parameter	Description	Conditions	Min	Max	Unit
t _{FSL}	Fail#/Safe Assert Delay	Measured at 80% to 20%, Load = 15 pF	_	See Figure 3	ns
t _{FSH}	Fail#/Safe Deassert Delay	Measured at 80% to 20%, Load = 15 pF	See Figure 3	-	ns

Document Number: 001-59002 Rev. *B Page 4 of 13







Figure 4. FailSafe Timing Diagram: Input Reference Slowly Drifting Out of FailSafe Capture Range

Figure 5. FailSafe Reference Switching Behavior

Failsafe typical frequency settling time

Initial valid Ref1=20MHz +100ppm, then switching to REF2=20MHz





Because of the DCXO architecture, the CY23FS04-3 has a much lower bandwidth than a typical PLL-based clock generator. This is shown in Figure 6. This low bandwidth makes the CY23FS04-3 also useful as a jitter attenuator. The loop bandwidth curve is also known as the jitter transfer curve.




Figure 6. FailSafe Effective Loop Bandwidth (min)

Figure 7. Duty Cycle




Figure 8. Input Slew Rate




Figure 9. Output Slew Rate






Figure 10. Output to Output Skew and Intrabank Skew




Figure 11. Part to Part Skew





Figure 12. Phase Offset



XTAL Selection Criteria and Application Example

Choosing the appropriate XTAL ensures the FailSafe device is able to span an appropriate frequency of operation. Also, the XTAL parameters determine the holdover frequency stability. Critical parameters are given here. Cypress recommends that you choose:

- Low C0/C1 ratio (240 or less) so that the XTAL has enough range of pullability
- Low temperature frequency variation
- Low manufacturing frequency tolerance
- Low aging

C0 is the XTAL shunt capacitance (3 pF-7 pF typ).

C1 is the XTAL motional capacitance (10 fF-30 fF typ).

The capacitive load as "seen" by the XTAL is across its terminals. It is named C_{LOADMIN} (for minimum value), and C_{LOADMAX} (for maximum value). These are used to calculate the pull range.

Note that the C_{LOAD} range "center" is approximately 20 pF, but you may not want a XTAL calibrated to that load. This is because the pullability is not linear, as represented in the equation above. Plotting the pullability of the XTAL shows this expected behavior as shown in Figure 13. In this example, specifying a XTAL calibrated to 14 pF load provides a balanced ppm pullability range around the nominal frequency.

Example:

$$\begin{split} &C_{LOADMIN} = (12 \text{ pF IC input cap} + 0 \text{ pF pulling cap} + 6 \text{ pF trace cap on board}) / 2 = 9 \text{ pF} \\ &C_{LOADMAX} = (12 \text{ pF IC input cap} + 48 \text{ pF pulling cap} + 6 \text{ pF trace cap on board}) / 2 = 33 \text{ pF} \\ &Pull \text{ Range} = (fC_{LOADMIN} - fC_{LOADMAX}) / fC_{LOADMIN} = (C1 / 2) * [(1 / (C0 + C_{LOADMIN})) - (1 / (C0 + C_{LOADMIN}))] + (1 / (C0 + C_{LOADMAX}))] \\ &Pull \text{ Range in ppm} = (C1 / 2) * [(1 / (C0 + C_{LOADMIN}))] + (1 / (C0 + C_{LOADMAX}))] * 10^6 \end{split}$$

Document Number: 001-59002 Rev. *B

[+] Feedback






Figure 13. Frequency vs. C_{LOAD} Behavior for Example XTAL

Table 4. Pullability Range of XTAL with Different C0/C1 Ratio

C0/C1 Ratio	C _{LOAD} (min)	C _{LOAD} (max)	Pulla Rai	bility nge
200	8.0	32.0	-385	333
300	8.0	32.0	-256	222
400	8.0	32.0	-192	166

Calculated value of the pullability range for the XTAL with C0/C1 ratio of 200, 300, and 400 are shown in Table 4. For this calculation $C_{\text{LOAD}}(\text{min}) = 8 \text{ pF}$ and $C_{\text{LOAD}}(\text{max}) = 32 \text{ pF}$ is used. Using a XTAL that has a nominal frequency specified at load capacitance of 14 pF, almost symmetrical pullability range is obtained.

Next, it is important to calculate the pullability range including error tolerances. This is the capture range of the input reference frequency that the FailSafe device and XTAL combination can reliably span.

Calculating the capture range involves subtracting error tolerances as follows:

Parameter	f error (ppm)
Manufacturing frequency tolerance	15
Temperature stability	30
Aging	3
Board/trace variation	5
Total	53

Example: Capture Range for XTAL with C0/C1 Ratio of 200 Negative Capture Range= -385 ppm + 53 ppm = -332 ppm Positive Capture Range = 333 ppm - 53 ppm = +280 ppm

It is important to note that the XTAL with lower C0/C1 ratio has wider pullability/capture range as compared to the higher C0/C1 ratio. This helps to select the appropriate XTAL for use in the FailSafe application.



Absolute Maximum Conditions

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Parameter	Description	Condition	Min	Max	Unit
V_{DD}	Supply voltage		-0.5	4.6	V
V _{IN}	Input voltage	Relative to V _{SS}	-0.5	V _{DD} +0.5	VDC
T _S	Temperature, Storage	Non Functional	-65	150	°C
T _J	Temperature, Junction	Functional	_	125	°C
ESD _{HBM}	ESD protection (human body model)	MIL-STD-883, Method 3015	2000	_	V
Ø _{JC}	Dissipation, junction to case	Mil-Spec 883E Method 1012.1	29	.87	°C/W
Ø _{JA}	Dissipation, junction to ambient	JEDEC (JESD 51)	120	D.11	°C/W
UL-94	Flammability rating	At 1/8 in.	V-0		
MSL	Moisture sensitivity level		;		
Multiple Supplie	es: The voltage on any input or I/O pin cannot exce	ed the power pin during power up. Power supply seque	encing is NOT re	equired.	

Recommended Pullable Crystal Specifications^[5]

Parameter	Name	Comments	Min	Тур	Max	Unit
F _{NOM}	Nominal crystal frequency	Parallel resonance, fundamental mode, AT cut	8.00	_	30.00	MHz
C _{LOADNOM}	Nominal load capacitance		_	14	-	pF
R ₁	Equivalent series resistance (ESR)	Fundamental mode	_	_	25	Ω
R ₃ /R ₁	Ratio of third overtone mode ESR to fundamental mode ESR	Ratio used because typical R ₁ values are much less than the maximum spec	3	_	_	
DL	Crystal drive level	No external series resistor assumed	_	0.5	2	mW
F _{3SEPLI}	Third overtone separation from 3*F _{NOM}	High side	300	_	_	ppm
F _{3SEPLO}	Third overtone separation from 3*F _{NOM}	Low side	_	_	-150	ppm
C0	Crystal shunt capacitance		_	_	7	pF
C0 / C1	Ratio of shunt to motional capacitance		180	_	250	
C1	Crystal motional capacitance		14.4	18	21.6	fF

Operating Conditions for FailSafe Devices

Parameter	Description	Min	Max	Unit
V _{DDC}	3.3-V supply voltage	3.135	3.465	V
V_{DD}	2.5-V supply voltage range	2.375	2.625	V
	3.3-V supply voltage range	3.135	3.465	V
T _A	Ambient operating temperature, Industrial	-40	85	°C
C _L	Output load capacitance (Fout ≤ 100 MHz)	-	30	pF
_	Output load capacitance (Fout > 100 MHz)	-	15	pF
C _{IN}	Input capacitance (except XIN)	-	7	pF
C _{XIN}	Crystal input capacitance (all internal caps off)	10	13	pF
T _{PU}	Power-up time for all V_{DD} s to reach minimum specified voltage (power ramps must be monotonic)	0.05	500	ms

Note

Document Number: 001-59002 Rev. *B Page 9 of 13

^{5.} Ecliptek ECX-5788-13.500M, ECX-5807-19.440M, ECX-5872-19.53125M, ECX-6362-18.432M, ECX-5808-27.000M, ECX-5884-17.664M, ECX-5883-16.384M, ECX-5882-19.200M, ECX-5880-24.576M meet these specifications.



Electrical Characteristics for FailSafe Devices

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
V _{IL}	Input low voltage	CMOS Levels, 30% of V _{DD}	-	_	0.3 × V _{DD}	V
V _{IH}	Input high voltage	CMOS Levels, 70% of V _{DD}	0.7 × V _{DD}	_	_	V
I _{IL}	Input low current	V _{IN} = V _{SS} (100k pull up only)	_	_	50	μA
I _{IH}	Input high current	V _{IN} = V _{DD} (100k pull down only)	_	_	50	μΑ
I _{OL}	Output low current	$V_{OL} = 0.5V, V_{DD} = 2.5V$	_	18	_	mA
		$V_{OL} = 0.5V, V_{DD} = 3.3V$	_	20	_	mA
I _{OH}	Output high current	$V_{OH} = V_{DD} - 0.5V, V_{DD} = 2.5V$	_	18	_	mA
		$V_{OH} = V_{DD} - 0.5V, V_{DD} = 3.3V$	_	20	_	mA
I_{DDQ}	Quiescent current	All inputs grounded, PLL and DCXO in bypass mode, Reference Input = 0	_	-	250	μA

Switching Characteristics for FailSafe Devices


Parameter ^[7]	Description	Test Conditions	Min	Max	Unit
f _{REF}	Reference frequency	Industrial Grade	4.17	166.7	MHz
f _{OUT}	Output frequency	15 pF Load, Industrial Grade	4.17	166.7	MHz
f _{XIN}	DCXO frequency		8.0	30	MHz
t _{DC}	Duty cycle	Measured at V _{DD} /2	47	53	%
t _{SR(I)}	Input slew rate	Measured on REF1 Input, 30% to 70% of V _{DD}	0.5	4.0	V/ns
t _{SR(O)}	Output slew rate	Measured from 20% to 80% of V_{DD} = 3.3V, 15 pF Load	0.8	4.0	V/ns
		Measured from 20% to 80% of V_{DD} = 2.5V, 15 pF Load	0.4	3.0	V/ns
t _{SK(O)}	Output-to-output skew	All outputs equally loaded, measured at V _{DD} /2	-	200	ps
t _{SK(PP)}	Part-to-part skew	Measured at V _{DD} /2	-	500	ps
$t_{(\phi)}^{[6]}$	Static phase offset	Measured at V _{DD} /2	-	250	ps
t _{D(φ)} ^[6]	Dynamic phase offset	Measured at V _{DD} /2	-	500	ps
t _{J(CC)}	Cycle-to-cycle jitter	Load = 15 pF, f _{OUT} ≥ 6.25 MHz	-	200	ps
			-	35	ps _{RMS}
t _{LOCK}	Lock time (Stable power supply	f _{OUT} < 30 MHz	-	400	ms
	and valid clock at REF)	30 MHz ≤ f _{OUT} ≤ 100 MHz	-	200	ms
		f _{OUT} > 100 MHz	_	150	ms



Ordering Information

Part Number	Package Type	Product Flow
Pb-free		
CY23FS04ZXI-3	16-Pin TSSOP	Industrial, –40 °C to 85 °C
CY23FS04ZXI-3T	16-Pin TSSOP – Tape and Reel	Industrial, –40 °C to 85 °C

Ordering Code Definition




Notes

 ^{6.} The t_(\phi) reference feedback input delay is guaranteed for a maximum 4:1 input edge ratio between the two signals as long as t_{SR(I)} is maintained. Static phase offset excludes jitter; dynamic phase offset includes jitter.
 7. Parameters guaranteed by design and characterization, not 100% tested in production.



Package Diagram

Figure 14. 16-Pin TSSOP 4.40 mm Body





DIMENSIONS IN MM[INCHES] MIN. MAX.

REFERENCE JEDEC MO-153

PACKAGE WEIGHT 0.05gms

PART #			
Z16.173	STANDARD PKG.		
ZZ16.173	LEAD FREE PKG.		





51-85091 *C

Acronyms

Acronym	Description		
DCXO	digitally controlled crystal oscillator		
ESD	electrostatic discharge		
PLL	phase locked loop		
RMS	root mean square		
SSOP	shrunk small outline package		
XTAL	crystal		

Document Conventions

Units of Measure

Symbol	Unit of Measure		
°C	degree Celsius		
μA	micro amperes		
mA	milli amperes		
ms	milli seconds		
MHz	Mega Hertz		
ns	nano seconds		
pF	pico Farad		
ps	pico seconds		
V	Volts		



Document History Page

Document Title: CY23FS04-3 Failsafe™ 2.5 V/3.3 V Zero Delay Buffer Document Number: 001-59002						
Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change		
**	2865337	01/25/2010	CXQ	New spec release.		
*A	2925613	04/30/10	KVM	Posting to external web.		
*B	3054919	10/11/2010	KVM	Revised Dynamic Phase Offset value. Added phase offset definition. Updated Package Diagram. Added Acronyms, Document Conventions, and Ordering Code Definition		

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products PSoC Solutions

Automotive cypress.com/go/automotive
Clocks & Buffers cypress.com/go/clocks
Interface cypress.com/go/interface
Lighting & Power Control cypress.com/go/powerpsoc

cypress.com/go/plc

Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-59002 Rev. *B Revised October 12, 2010

FailSafe $^{\rm m}$ is a trademark of Cypress Semiconductor Corporation. Purchase of $^{\rm l}$ C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips $^{\rm l}$ C Patent Rights to use these components in an $^{\rm l}$ C system, provided that the system conforms to the $^{\rm l}$ C Standard Specification as defined by Philips. As from October 1st, 2006 Philips Semiconductors has a new trade name - NXP Semiconductors. All products and company names mentioned in this document may be the trademarks of their respective holders.

Page 13 of 13