

FEATURES:

- 2.3V to 2.7V Operation
- SSTL_2 Class II style data inputs/outputs
- Differential CLK input
- **RESET** control compatible with LVCMOS levels
- Latch-up performance exceeds 100mA
- ESD >2000V per MIL-STD-883, Method 3015; >200V using machine model (C = 200pF, R = 0)
- Available in 56 pin VFQFPN and 64 pin TSSOP packages

APPLICATIONS:

- Ideally suited for DIMM DDR registered applications


DESCRIPTION:

The SSTV16859 is a 13-bit to 26-bit registered buffer designed for 2.3V-2.7V VDD and supports low standby operation. All data inputs and outputs are SSTL_2 level compatible with JEDEC standard for SSTL_2.



RESET is an LVCMOS input since it must operate predictably during the power-up phase. **RESET**, which can be operated independent of CLK and **CLK**, must be held in the low state during power-up in order to ensure predictable outputs (low state) before a stable clock has been applied.

RESET, when in the low state, will disable all input receivers, reset all registers, and force all outputs to a low state, before a stable clock has been applied. With inputs held low and a stable clock applied, outputs will remain low during the Low-to-High transition of **RESET**.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATIONS



ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Description	Max.	Unit
VDD or VDDQ	Supply Voltage Range	-0.5 to 3.6	V
V _I ⁽²⁾	Input Voltage Range	-0.5 to VDD + 0.5	V
V _O ⁽³⁾	Output Voltage Range	-0.5 to VDDQ + 0.5	V
I _{IK}	Input Clamp Current, V _I < 0	-50	mA
I _{OK}	Output Clamp Current, V _O < 0 or V _O > VDDQ	±50	mA
I _O	Continuous Output Current, V _O = 0 to VDDQ	±50	mA
VDD	Continuous Current through each VDD, VDDQ or GND	±100	mA
TSTG	Storage Temperature Range	-65 to +150	°C

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- The input and output negative voltage ratings may be exceeded if the ratings of the I/P and O/P clamp current are observed.
- The output current will flow if the following conditions are observed:
 - Output in HIGH state
 - V_O = VDDQ

FUNCTION TABLE (1)

Input				Q Outputs
RESET	CLK	CLK	D	
H	↑	↓	L	L
H	↑	↓	H	H
H	L or H	L or H	X	Q ₀ ⁽²⁾
L	X	X	X	L

NOTES:

- H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
↑ = LOW to HIGH
↓ = HIGH to LOW
- Q₀ = Output level before the indicated steady-state conditions were established.

PIN DESCRIPTION

Pin Names	Description
Q1 - Q13	Data Output
GND	Ground
VDDQ	Output-stage drain power voltage
VDD	Logic power voltage
$\overline{\text{RESET}}$	Asynchronous reset input - resets registers and disables data and clock differential input receivers
VREF	Input reference voltage
CLK	Positive master clock input
$\overline{\text{CLK}}$	Negative master clock input
D1 - D13	Data Input - clocked in on the crossing of the rising edge of CLK and the falling edge of $\overline{\text{CLK}}$
Center PAD	Ground (MLF package only)

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{DD} = 2.5\text{V} \pm 0.2\text{V}$, $V_{DDQ} = 2.5\text{V} \pm 0.2\text{V}$

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_{IK}	Control Inputs	$V_{DD} = 2.3\text{V}$, $I_i = -18\text{mA}$	—	—	-1.2	V
V_{OH}		$V_{DD} = 2.3\text{V}$ to 2.7V , $I_{OH} = -100\mu\text{A}$	$V_{DD} - 0.2$	—	—	V
		$V_{DD} = 2.3\text{V}$, $I_{OH} = -16\text{mA}$	1.95	—	—	
V_{OL}		$V_{DD} = 2.3\text{V}$ to 2.7V , $I_{OL} = 100\mu\text{A}$	—	—	0.2	V
		$V_{DD} = 2.3\text{V}$, $I_{OL} = 16\text{mA}$	—	—	0.35	
I_i	All Inputs	$V_{DD} = 2.7\text{V}$, $V_i = V_{DD}$ or GND	—	—	± 5	μA
I_{DD}	Static Standby	$I_O = 0$, $V_{DD} = 2.7\text{V}$, $\overline{\text{RESET}} = \text{GND}$	—	—	0.01	mA
	Static Operating	$I_O = 0$, $V_{DD} = 2.7\text{V}$, $\overline{\text{RESET}} = V_{DD}$, $V_i = V_{IH}(\text{AC})$ or $V_{IL}(\text{AC})$	—	—	20	
I_{DD}	Dynamic Operating (Clock Only)	$I_O = 0$, $V_{DD} = 2.7\text{V}$, $\overline{\text{RESET}} = V_{DD}$, $V_i = V_{IH}(\text{AC})$ or $V_{IL}(\text{AC})$, CLK and $\overline{\text{CLK}}$ Switching 50% Duty Cycle.	—	6	—	$\mu\text{A}/\text{Clock}$ MHz
	Dynamic Operating (Per Each Data Input) ⁽¹⁾	$I_O = 0$, $V_{DD} = 2.7\text{V}$, $\overline{\text{RESET}} = V_{DD}$, $V_i = V_{IH}(\text{AC})$ or $V_{IL}(\text{AC})$, CLK and $\overline{\text{CLK}}$ Switching 50% Duty Cycle. One Data Input Switching at Half Clock Frequency, 50% Duty Cycle.	—	43	—	$\mu\text{A}/\text{Clock}$ MHz/Data Input
r_{OH}	Output HIGH	$V_{DD} = 2.3\text{V}$ to 2.7V , $I_{OH} = -20\text{mA}$	7	—	20	Ω
r_{OL}	Output LOW	$V_{DD} = 2.3\text{V}$ to 2.7V , $I_{OH} = 20\text{mA}$	7	—	20	Ω
$r_{O(\Delta)}$	$ r_{OH} - r_{OL} $ each separate bit	$V_{DD} = 2.5\text{V}$, $T_A = 25^\circ\text{C}$, $I_{OH} = -20\text{mA}$	—	—	4	Ω
C_i	Data Inputs	$V_{DD} = 2.5\text{V}$, $V_i = V_{REF} \pm 310\text{mV}$	2	—	3	pF
	CLK and $\overline{\text{CLK}}$	$V_{ICR} = 1.25\text{V}$, $V_i(\text{PP}) = 360\text{mV}$	2	—	3	
	$\overline{\text{RESET}}$	$V_i = V_{DD}$ or GND	2	—	3	

NOTE:

- Power dissipation levels will allow operation at DDR333 speeds without excessive die temperature.

OPERATING CHARACTERISTICS, T_A = 25°C (1)

Symbol	Parameter	Min.	Typ. ⁽¹⁾	Max.	Unit	
V _{DD}	Supply Voltage	V _{DDQ}	—	2.7	V	
V _{DDQ}	Output Supply Voltage	2.3	2.5	2.7	V	
V _{REF}	Reference Voltage (V _{REF} = V _{DDQ} /2)	1.15	1.25	1.35	V	
V _{TT}	Termination Voltage	V _{REF} - 40mV	V _{REF}	V _{REF} + 40mV	V	
V _I	Input Voltage	0	—	V _{DD}	V	
V _{IH}	AC High-Level Input Voltage	Data Inputs	V _{REF} + 310mV	—	V	
V _{IL}	AC Low-Level Input Voltage	Data Inputs	—	V _{REF} - 310mV	V	
V _{IH}	DC High-Level Input Voltage	Data Inputs	V _{REF} + 150mV	—	V	
V _{IL}	DC Low-Level Input Voltage	Data Inputs	—	V _{REF} - 150mV	V	
V _{IH}	High-Level Input Voltage	$\overline{\text{RESET}}$	1.7	—	V	
V _{IL}	Low-Level Input Voltage	$\overline{\text{RESET}}$	—	0.7	V	
V _{ICR}	Common-Mode Input Range	CLK, $\overline{\text{CLK}}$	0.97	—	1.53	V
V _{I(PP)}	Peak-to-Peak Input Voltage	CLK, $\overline{\text{CLK}}$	360	—	mV	
I _{OH}	High-Level Output Current		—	-20	mA	
I _{OL}	Low-Level Output Current		—	20	mA	
T _A	Operating Free-Air Temperature	-40	—	+85	°C	

NOTE:

- The $\overline{\text{RESET}}$ input of the device must be held at V_{DD} or GND to ensure proper device operation.

TIMING REQUIREMENTS OVER RECOMMENDED OPERATING FREE-AIR TEMPERATURE RANGE

Symbol	Parameter	V _{DD} = 2.5V ± 0.2V		Unit	
		Min.	Max.		
CLOCK	Clock Frequency	—	200	MHz	
t _w	Pulse Duration, CLK, $\overline{\text{CLK}}$ HIGH or LOW	2.5	—	ns	
t _{ACT}	Differential Inputs Active Time ⁽¹⁾	—	22	ns	
t _{INACT}	Differential Inputs Inactive Time ⁽²⁾	—	22	ns	
t _{SU}	Setup Time, Fast Slew Rate ^(3,5)	Data Before CLK↑, CLK↓	0.75	—	ns
	Setup Time, Slow Slew Rate ^(4,5)		0.9	—	ns
t _H	Hold Time, Fast Slew Rate ^(3,5)	Data Before CLK↑, CLK↓	0.75	—	ns
	Hold Time, Slow Slew Rate ^(2,5)		0.9	—	ns


NOTES:

- Data inputs must be low a minimum time of t_{ACT} max., after $\overline{\text{RESET}}$ is taken HIGH.
- Data and clock inputs must be held at valid levels (not floating) a minimum time of t_{INACT} max., after $\overline{\text{RESET}}$ is taken LOW.
- For data signal input slew rate is ≥1V/ns.
- For data signal input slew rate is ≥0.5V/ns and <1V/ns.
- CLK, $\overline{\text{CLK}}$ signal input slew rates are ≥1V/ns.


SWITCHING CHARACTERISTICS OVER RECOMMENDED FREE-AIR OPERATING RANGE (UNLESS OTHERWISE NOTED)

Symbol	Parameter	V _{DD} = 2.5V ± 0.2V		Unit
		Min	Max.	
f _{MAX}		200	—	MHz
t _{PD}	CLK and $\overline{\text{CLK}}$ to Q	1.1	2.8	ns
t _{PHL}	$\overline{\text{RESET}}$ to Q	—	5	ns


TEST CIRCUITS AND WAVEFORMS ($V_{DD} = 2.5V \pm 0.2V$)




Load Circuit




Voltage and Current Waveforms
Inputs Active and Inactive Times




Voltage Waveforms - Propagation Delay Times



Voltage Waveforms - Pulse Duration



Voltage Waveforms - Propagation Delay Times




Voltage Waveforms - Setup and Hold Times

NOTES:

1. C_L includes probe and jig capacitance.
2. I_{DD} tested with clock and data inputs held at V_{DD} or GND, and $I_O = 0\text{ mA}$.
3. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_o = 50\Omega$, input slew rate = $1\text{ V/ns} \pm 20\%$ (unless otherwise specified).
4. The outputs are measured one at a time with one transition per measurement.
5. $V_{TT} = V_{REF} = V_{DD}/2$
6. $V_{IH} = V_{REF} + 310\text{ mV}$ (AC voltage levels) for differential inputs. $V_{IH} = V_{DD}$ for LVC MOS input.
7. $V_{IL} = V_{REF} - 310\text{ mV}$ (AC voltage levels) for differential inputs. $V_{IL} = \text{GND}$ for LVC MOS input.
8. t_{PLH} and t_{PHL} are the same as t_{PD} .

ORDERING INFORMATION



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.