



# Dual N-channel 60 V, 9 mΩ typ., 57 A STripFET™ F7 Power MOSFET in a PowerFLAT™ 5x6 double island package

Datasheet - production data



#### Figure 1: Internal schematic diagram



### **Features**

Order code	VDS	RDS(on) max.	ID
STL50DN6F7	60 V	11 mΩ	57 A

- Among the lowest R<sub>DS(on)</sub> on the market
- Excellent figure of merit (FoM)
- Low Crss/Ciss ratio for EMI immunity
- High avalanche ruggedness

### **Applications**

• Switching applications

### Description

This dual N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low onstate resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

#### Table 1: Device summary

Order code	Marking	Package	Packaging
STL50DN6F7	50DN6F7	PowerFLAT™ 5x6 double island	Tape and reel

DocID028132 Rev 2

This is information on a product in full production.

### Contents

# Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics(curve)	5
3	Test cir	cuits	7
4	Package	e information	8
	4.1	PowerFLAT 5x6 double island type R package information	9
	4.2	PowerFLAT™ 5x6 packing information	12
5	Revisio	n history	14



57

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage	60	V
V <sub>GS</sub>	Gate source voltage	±20	V
ID <sup>(1)</sup>	Drain current (continuous) at $T_c = 25 \ ^\circ C$	57	^
ID(**	Drain current (continuous) at T <sub>C</sub> = 100 °C	41	A
I <sub>DM</sub> <sup>(1)(2)</sup>	Drain current (pulsed)	228	А
ID <sup>(3)</sup>	Drain current (continuous) at $T_{pcb} = 25 \text{ °C}$	15	_
ID(°)	Drain current(continuous) at Tpcb =100 °C	11	A
I <sub>DM</sub> <sup>(2)(3)</sup>	Drain current (pulsed)	60	Α
D	Total dissipation at $T_C = 25 \text{ °C}$	62.5	w
Ртот	Total dissipation at T <sub>pcb</sub> = 25 °C	4.8	vv
TJ	Operating junction temperature	EE to 17E	°C
T <sub>stg</sub>	-55 to 175 Storage temperature		-0

#### Notes:

 $^{(1)}\mbox{This}$  value is rated according to  $R_{\mbox{thj-c}}$ 

 $^{(2)}\mbox{Pulse}$  width limited by safe operating area.

 $^{(3)}\mbox{This}$  value is rated according to  $R_{\mbox{thj-pcb}}$ 

#### Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	2.4	°C/W
Rthj-pcb <sup>(1)</sup>	Thermal resistance junction-pcb	31.3	°C/W

#### Notes:

 $^{(1)}When$  mounted on FR-4 board of 1inc2, 2oz Cu, t < 10 sec



# 2 Electrical characteristics

(T<sub>c</sub> = 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 V$ , $I_{D} = 1 mA$	60			V
I <sub>DSS</sub>	Zero gate voltage drain current	V <sub>DS</sub> = 60 V,V <sub>GS</sub> = 0 V			1	μA
IGSS	Gate-body leakage current	$V_{\text{DS}}=0~V,~V_{\text{GS}}=20~V$			100	nA
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	2		4	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 7.5 \text{ A}$		9	11	mΩ

#### Table 4: On /off states

#### Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	1035	-	pF
Coss	Output capacitance	V <sub>DS</sub> = 30V, f = 1 MHz,V <sub>GS</sub> = 0 V	-	450	-	pF
Crss	Reverse transfer capacitance	· · · · · · · · · · · · · · · · · · ·	-	53	-	pF
Qg	Total gate charge	$V_{DD} = 30 \text{ V}, \text{ I}_{D} = 15 \text{ A},$	-	17	-	nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 10 V	-	5.7	-	nC
Q <sub>gd</sub>	Gate-drain charge	(see Figure 14: "Test circuit for gate charge behavior")	-	5.7	-	nC

#### Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
td(on)	Turn-on delay time	V <sub>DD</sub> = 30V, I <sub>D</sub> =7.5 A,	-	14.5	-	ns
tr	Rise time	$R_{G} = 4.7 \Omega$ , $V_{GS} = 10 V$	-	15.3	-	ns
td(off)	Turn-off delay time	(see Figure 13: "Test circuit for	-	19.4	-	ns
t <sub>f</sub>	Fall time	resistive load switching times"	-	8	-	ns


#### Table 7: Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>SD</sub> <sup>(1)</sup>	Forward on voltage	$I_{SD}$ = 15 A, $V_{GS}$ = 0 V	-		1.2	V
trr	Reverse recovery time	I <sub>SD</sub> = 15 A, di/dt = 100 A/µs,	-	26.8		ns
Qrr	Reverse recovery charge	$V_{DD} = 48 \text{ V}$	-	14.2		nC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 15: "Test circuit for inductive load switching and diode recovery times")	-	1.06		A


#### Notes:

 $^{(1)}\text{Pulsed:}$  pulse duration = 300  $\mu\text{s},$  duty cycle 1.5%














DocID028132 Rev 2

#### **Electrical characteristics**

#### STL50DN6F7









DocID028132 Rev 2




57

### 3 Test circuits








DocID028132 Rev 2

# 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.







57

#### Package information

#### STL50DN6F7

Table 8: PowerFLAT™ 5x6 double island type R mechanical data				
Dim.		mm		
Dim.	Min.	Тур.	Max.	
A	0.80		1.00	
A1	0.02		0.05	
A2		0.25		
b	0.30		0.50	
С	5.80	6.00	6.20	
D	5.00	5.20	5.40	
D2	1.68		1.88	
D3	4.80	5.00	5.20	
D4	4.05	4.20	4.35	
D5	0.25	0.40	0.55	
D6	0.15	0.30	0.45	
е		1.27		
E	5.95	6.15	6.35	
E2	3.50		3.70	
E3	0.20	0.325	0.45	
E4	0.55		0.75	
E5	0.08		0.28	
E6	2.35		2.55	
E7	0.40		0.60	
E8	0.75	0.90	1.05	
L	0.60		0.80	
L1	0.05	0.15	0.25	
К	1.275		1.575	
θ	0°		12°	

57

Package information




Figure 20: PowerFLAT<sup>™</sup> 5x6 double island recommended footprint (dimensions are in mm)



### 4.2 PowerFLAT<sup>™</sup> 5x6 packing information






Figure 22: PowerFLAT™ 5x6 package orientation in carrier tape





#### Package information





#### **Revision history** 5

Date	Revision	Changes
17-Jul-2015	1	First release.
13-Nov-2015	2	Document status promoted from preliminary to production data. Updated title and features in cover page. Updated <i>Table 2: "Absolute maximum ratings"</i> and <i>Section 4:</i> <i>"Electrical characteristics".</i> Added <i>Section 4.1: "Electrical characteristics(curve)"</i> Minor text changes.



#### IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

