



ANALOG MONITORING AND CONTROL CIRCUIT

Check for Samples: AMC7823

FEATURES

- 12-Bit ADC (200kSPS):
 - Eight Analog Inputs
 - Input Range 0 to 2 × V_{REF}
- Programmable V_{REF}, 1.25V or 2.5V
- Eight 12-Bit DACs (2µs Settling Time)
- Four Analog Input Out-of-Range Alarms
- Six General-Purpose Digital I/O
- Internal Bandgap Reference
- On-Chip Temperature Sensor
- Precision Current Source
- SPI™ Interface, 3V or 5V Logic Compatible
- Single 3V to 5V Supply
- Power-Down Mode/Low Power
- Small Package (QFN-40, 6 x 6 mm)

APPLICATIONS

- Communications Equipment
- Optical Networks
- Automatic Test Equipment
- Industrial Control and Monitor
- Medical Equipment

DESCRIPTION

The AMC7823 is a complete analog monitoring and control circuit that includes an 8-channel, 12-bit analog-to-digital converter (ADC), eight 12-bit digital-to-analog converters (DACs), four analog input out-of-range alarms, and six GPIOs to monitor analog signals and control external devices. Also, the AMC7823 has an internal sensor to monitor chip temperature, and a precision current source to drive remote thermistors, or RTDs, to monitor remote temperatures.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. SPI is a trademark of Motorola, Inc.

All other trademarks are the property of their respective owners.

SLAS453F - APRIL 2005 - REVISED MARCH 2012

DESCRIPTION (CONTINUED)

The AMC7823 has an internal programmable reference (+2.5V or +1.25V), and an SPI serial interface. An external reference can be used as well. Typical power dissipation is 100mW. The analog input range is 0V to +5V, and the analog output range is 0V to +2.5V or 0V to +5V. The AMC7823 is ideal for multichannel applications where low power and small size are critical. The AMC7823 is available in a 40-lead QFN package and is fully specified over the -40°C to +85°C temperature range.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.



ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION	PA	CKA	GE/OR	DERING	INFORM	
------------------------------	----	-----	-------	--------	--------	--

PRODUCT	PACKAGE- LEAD (DESIGNATOR)	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
AMC7000	QFN-40 (RTA)	0 (RTA) -40°C to +85°C	AMC7823	AMC7823IRTAT	Tape and Reel, 250
AMC7823			AMC7823	AMC7823IRTAR	Tape and Reel, 2000

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Over operating free-air temperature range, unless otherwise noted.

	PARAMETER	AMC7823	UNIT
AV _{DD} , DV _{DD} , BV _{DD} to GND		-0.3 to +6	V
Digital input voltage to GND		–0.3 to BV _{DD} + 0.3	V
Analog input voltage to GND		–0.3 to AV _{DD} + 0.3	V
Input current, continuous		±20	mA
Input current, momentary		±100	mA
Operating temperature range		-40 to +105	°C
Storage temperature range		-65 to +150	°C
Junction temperature range (T _J mage	ax)	+150	°C
Power dissipation		$(T_J max - T_A) / \theta_{JA}$	W
Thermal impedance	θ _{JC}	15	°C/W
	θ _{JA}	60	°C/W

(1) Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.



ELECTRICAL CHARACTERISTICS: +5V

At -40°C to +85°C, $AV_{DD} = 5V$, $DV_{DD} = 5V$, $BV_{DD} = 3V$ to 5V, using external 2.5V reference, unless otherwise noted.

			AMC7823	3	
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ADC ANALOG INPUTS	•	<u>.</u>			
Input voltage range		0		$2 \times V_{REF}$	V
Input impedance			5		MΩ
Input capacitance			15		pF
Input leakage current			±1		μA
ANALOG-TO-DIGITAL CONVERTER	•				
Resolution				12	Bits
No missing codes		12			Bits
Integral linearity		-1.25		+1.25	LSB ⁽¹⁾
Differential linearity		-1		+1.25	LSB
Offset error				±2	LSB
Offset error drift			±4		ppmFS/°C
Offset error match			0.5	1	LSB
Gain error				±6	LSB
Gain error match			0.3	1	LSB
Noise			70		μV_{RMS}
Power-supply rejection	$AV_{DD} = 5V \pm 5\%$		70		dB
Sample rate ⁽²⁾			200		kHz
Total conversion time	Scan Channels 0 through 7		45		μs
Total conversion time including temperature	Scan Channels 0 through 8		56		μs
Channel-to-channel isolation	V _{IN} = 5V _{PP} at 10kHz		0.5		LSB
DIGITAL-TO-ANALOG CONVERTER ⁽³⁾					
Output voltage range	Programmable	0		$2 \times V_{REF}$	V
Output current	Refer to Typical Characteristics		±1		mA
Resolution				12	Bits
Integral linearity ⁽⁴⁾			±2	±8	LSB
Monotonicity		12			Bits
Differential linearity			±0.2	±1	LSB
Offect error	Output range = 0 to V_{REF}		±0.5	±5	mV
Onset entor	Output range = 0 to $2 \times V_{REF}$		±1	±10	mV
Offset error drift			±4		ppmFS/°C
Gain error	Output range = 0 to $2 \times V_{REF}$		±0.3	±1.0	%FS
Settling time	Step between code 0x400 to 0xC00, to ±1LSB		2		μs
Code change glitch	1LSB change, in worst case		20		nV-s
Overshoot	Step between code 0x400 to 0xC00		200		mV
Crosstalk	Step between code 0x400 to 0xC00		< 0.5		LSB
Signal-to-noise ratio	Sine wave (1kHz, 5V _{PP}) generated by DAC, sampling at 400kSPS, R _L = 10k Ω , C _L = 100pF		74		dB
Output noise voltage density	Output buffer gain = 2		60		nV/√Hz
	Output buffer gain = 1		30		nV/√Hz

(1) LSB means least significant bit.

(2) Single-channel conversion only. Does not include control logic delay associated with ADC operation, such as from the trigger signal to the start of conversion.

(3) DAC is tested with load of $25k\Omega$ in parallel with 100pF to ground.

(4) Measured from code 0x008 to 0xFFF.

SLAS453F - APRIL 2005-REVISED MARCH 2012

www.ti.com

ELECTRICAL CHARACTERISTICS: +5V (continued)

At -40°C to +85°C, AV_{DD} = 5V, DV_{DD} = 5V, BV_{DD} = 3V to 5V, using external 2.5V reference, unless otherwise noted.

	AMC7823						
	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT	
PRECISIC	ON CURRENT SOURCE						
Output cur	rrent range		0.01		10	mA	
Output cur	rrent accuracy	$I_{out} = 100 \mu A$	99.5	100.0	100.5	μA	
Output cur	rrent drift	$I_{out} = 100 \mu A$		40		ppm/°C	
Output imp	pedance	$I_{out} = 100 \mu A$		100		MΩ	
Compliand PRECISIC	ce voltage of pin DN_I_OUTPUT	I _{out} = 10mA	3	4.25		V	
Power-sup	oply rejection ratio			60		dB	
VOLTAGE	E REFERENCE (V _{REF})						
Internal re	ference voltage ⁽⁵⁾	At +25°C	2.495	2.50	2.505	V	
Internal re	ference drift	–40°C to +85°C		±15		ppm/°C	
Output imp as internal	pedance of pin EXT_REF_IN I reference output			10		kΩ	
Short-circu	uit current			250		μA	
External re	eference voltage		1.20		2.55	V	
External reference input resistance		Internal reference selected		10		kΩ	
		Internal reference de-selected		1		MΩ	
External reference input capacitance				5		pF	
TEMPERATURE SENSOR							
Temperature range			-40		+85	°C	
Resolution		V _{REF} = 2.5V		+3.2		°C	
		V _{REF} = 1.25V		+1.6		°C	
Δουιτρογ		$V_{REF} = 2.5 V$		±4		°C	
Accuracy		V _{REF} = 1.25V		±2.0		°C	
LEVEL OF	F PIN GALR AND DAV						
	$I_{OH} = 0.7 mA$		2.4		BV_DD	V	
	I _{OL} = 180μA		0		0.4	V	
DIGITAL I	NPUT/OUTPUT, EXCEPT PIN \overline{G}	ALR AND DAV					
V _{IH}		$BV_{DD} = 5V, I_{IH} = 5\mu A$	3.5		$BV_{DD} + 0.3$	V	
V _{IL}		$BV_{DD} = 5V, I_{IL} = -5\mu A$	0		0.8	V	
V _{OH}		$BV_{DD} = 5V, I_{OH} = -3mA$	4		BV_DD	V	
V _{OL}		$BV_{DD} = 5V, I_{OL} = 3mA$	0		0.4	V	
V _{IH}		$BV_{DD} = 3V$, $I_{IH} = 5\mu A$	2.1		$BV_{DD} + 0.3$	V	
V _{IL}		$BV_{DD} = 3V$, $I_{IL} = -5\mu A$	0		0.6	V	
V _{OH}		$BV_{DD} = 3V, I_{OH} = -3mA$	2.4		BV_DD	V	
V _{OL}		$BV_{DD} = 3V, I_{OL} = 3mA$	0		0.4	V	
Input capa	acitance			5		pF	

(5) Bit GREF in AMC Status/Configuration Register determines the internal reference voltage. The internal $V_{REF} = 2.5V$ when GREF = 1, and the internal $V_{REF} = 1.25V$ when GREF = 0 (see AMC Status/Configuration Register for details).



SLAS453F - APRIL 2005 - REVISED MARCH 2012

www.ti.com

ELECTRICAL CHARACTERISTICS: +5V (continued)

At -40°C to +85°C, AV_{DD} = 5V, DV_{DD} = 5V, BV_{DD} = 3V to 5V, using external 2.5V reference, unless otherwise noted.

				AMC7823	3		
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
POWER-	SUPPLY REQUIREMENTS	· · · · · · · · · · · · · · · · · · ·	ţ.		••		
Power-	AV _{DD}		2.7	5	5.5	V	
supply	DV _{DD} ⁽⁶⁾		2.7		5.5	V	
voltage	BV _{DD} ⁽⁷⁾		2.7		5.5	V	
Quiescent current of AVpp		In normal operation, precision current source = 0, no DAC load		15	20	mA	
		All power-down		1			
Quiescen	t current of DV _{DD}			0.3		mA	
Quiescen	t current of BV _{DD}			0.1		mA	
Power dissipation				100		mW	
TEMPER	ATURE RANGE						
Specified	performance		-40		+85	°C	
Storage			-65		+150	°C	

 $\begin{array}{ll} \mbox{(6)} & \mbox{DV}_{DD} \mbox{ must equal } AV_{DD}. \\ \mbox{(7)} & \mbox{BV}_{DD} \mbox{ must not be greater than } AV_{DD} \mbox{ or } DV_{DD}. \end{array}$

SLAS453F - APRIL 2005-REVISED MARCH 2012

www.ti.com

ELECTRICAL CHARACTERISTICS: +3V

At -40°C to +85°C, AV_{DD} , DV_{DD} , BV_{DD} = 3V, using external 1.25V reference, unless otherwise noted.

			AMC7823					
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
ADC ANALOG INPUTS	•	••						
Input voltage range		0		$2 \times V_{REF}$	V			
Input impedance			5		MΩ			
Input capacitance			15		pF			
Input leakage current			±1		μA			
ANALOG-TO-DIGITAL CONVERTER								
Resolution				12	Bits			
No missing codes		12			Bits			
Integral linearity		-1.25		+1.25	LSB ⁽¹⁾			
Differential linearity		-1		+1.25	LSB			
Offset error				±3	LSB			
Offset error drift			±4		ppmFS/°C			
Offset error match			0.5	1	LSB			
Gain error				±12	LSB			
Gain error match			0.3	1.5	LSB			
Noise			70		μV _{RMS}			
Power-supply rejection	$AV_{DD} = 3V \pm 5\%$		70		dB			
Sample rate ⁽²⁾			200		kHz			
Total conversion time	Scan Channels 0 through 7		47		μs			
Total conversion time including temperature	Scan Channels 0 through 8		58		μs			
Channel-to-channel isolation	$V_{IN} = 2.5V_{PP}$ at 10kHz		0.5		LSB			
DIGITAL-TO-ANALOG CONVERTER ⁽³⁾								
Output voltage range	Programmable	0		$2 \times V_{REF}$	V			
Output current	Refer to Typical Characteristics		±1		mA			
Resolution				12	Bits			
Integral linearity ⁽⁴⁾			±2	±8	LSB			
Monotonicity		12			Bits			
Differential linearity			±0.2	±1	LSB			
Offect error	Output range = 0 to V_{REF}		±0.5	±5	mV			
	Output range = 0 to 2 x V_{REF}		±1	±10	mV			
Offset error drift			±4		ppmFS/°C			
Gain error	Output range = 0 to 2 x V_{REF}		±0.2	±1.0	%FS			
Settling time	Step between code 0x400 to 0xC00, to ±1LSB		2		μs			
Code change glitch	1LSB change, in worst case		20		nV-s			
Overshoot	Step between code 0x400 to 0xC00		200		mV			
Crosstalk	Step between code 0x400 to 0xC00		<0.5		LSB			
Signal-to-noise ratio	Sine wave (1kHz, 5V _{PP}) generated by DAC, sampling at 400kSPS, $R_L = 10k\Omega$, $C_L = 100pF$		74		dB			
Output noise voltage density	Output buffer gain = 2		60		nV/√Hz			
Culput holde voltage density	Output buffer gain = 1		30		nV/√Hz			

(1) LSB means least significant bit.

(2) Single-channel conversion only. Does not include control logic delay associated with ADC operation, such as from the trigger signal to the start of conversion.

(3) DAC is tested with load of $25k\Omega$ in parallel with 100pF to ground.

(4) Measured from code 0x008 to 0xFFF.



ELECTRICAL CHARACTERISTICS: +3V (continued)

At -40°C to +85°C, AV_{DD} , DV_{DD} , BV_{DD} = 3V, using external 1.25V reference, unless otherwise noted.

				AMC7823	3	
	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
PRECISIC	ON CURRENT SOURCE	-				
Output cu	rrent range		0.01		10	mA
Output cu	rrent accuracy	$I_{out} = 100 \mu A$	99.5	100.0	100.5	μA
Output cur	rrent drift	$I_{out} = 100 \mu A$		40		ppm/°C
Output im	pedance	$I_{out} = 100 \mu A$		100		MΩ
Compliand PRECISIC	ce voltage of pin DN_I_OUTPUT	$AV_{DD} = 2.7V$, $I_{out} = 10mA$	1.9	2		V
Power-sup	oply rejection ratio			60		dB
VOLTAGE	E REFERENCE (V _{REF})		I			
Internal re	ference voltage ⁽⁵⁾	At +25°C	1.247	1.25	1.253	V
Internal re	ference drift	-40°C to +85°C		±20		ppm/°C
Output im as interna	pedance of pin EXT_REF_IN I reference output			10		kΩ
Short-circu	uit current			125		μA
External re	eference voltage		1.20		1.28	V
External re	eference input resistance			10		kΩ
External re	eference input capacitance			5		pF
TEMPERA	ATURE SENSOR					
Temperature range			-40		85	°C
Resolution				1.6		°C
Accuracy				±2.0		°C
LEVEL O	F PIN GALR AND DAV					
	$I_{OH} = 0.3 \text{mA}$		2.4		DV_DD	V
	I _{OL} = 125µA		0		0.4	V
DIGITAL I	NPUT/OUTPUT, EXCEPT PIN $\overline{\mathbf{G}}$	ALR AND DAV				
V _{IH}		I _{IH} = 5μA	2.1		$BV_{DD} + 0.3$	V
V _{IL}		$I_{IL} = -5\mu A$	0		0.6	V
V _{OH}		I _{OH} = -3mA	2.4		BV_DD	V
V _{OL}		I _{OL} = 3mA	0		0.4	V
Input capa	acitance			5		pF
POWER S	SUPPLY REQUIREMENTS					
Power-	AV _{DD}		2.70	3	3.3	V
supply	DV _{DD}		2.70		3.3	V
voltage	BV _{DD} ⁽⁶⁾		2.70		3.3	V
Quiescent	current of AV	In normal operation		10	15	mA
Quiescent current of AV _{DD}		All power-down		1		mA
Quiescent	current of DV _{DD}			0.3		mA
Quiescent	current of BV _{DD}			0.1		mA
Power dis	sipation			60		mW
TEMPERA	ATURE RANGE	1				
Specified	performance		-40		+85	°C
Storage			-65		+150	°C

(5) Bit GREF in AMC Status/Configuration Register determines the internal reference voltage. GREF must be cleared when AV_{DD} is less than 5V and the internal reference is selected (see AMC Status/Configuration Register for details).

(6) BV_{DD} must be not greater than AV_{DD} or DV_{DD} .

SLAS453F - APRIL 2005 - REVISED MARCH 2012

www.ti.com

PIN CONFIGURATION



NOTE: (1) Thermal pad must be connected to the analog ground; refer to the package drawing for more information.

TERMINAL FUNCTIONS

TERMINAL		DESCRIPTION
NO.	NAME	DESCRIPTION
1	GALR	Global analog input out-of-range alarm. GALR pin goes low (active) when one (or more) of the first four accessed analog inputs is out of preset range.
2	DAV	Data available indicator. In the direct mode, DAV pin goes low (active) when the conversion finishes. In Auto-mode, a 2µs pulse (active low) appears on this pin when conversion cycle finishes (see ADC Operation and Registers for details). DAV stays high when deactivated.
3	ELDAC	External DAC synchronous load trigger. DACs that have external synchronous load selected are updated simultaneously by the rising edge of ELDAC.
4	ISET_RESISTOR	The resistor connected from analog supply to this pin sets the current output from the pin PRECISION_I_OUTPUT.
5	PRECISION_I_OUTPUT	Current output to drive a thermistor.
6	DAC 0_OUT	Output of DAC 0
7	DAC 1_OUT	Output of DAC 1
8	DAC 2_OUT	Output of DAC 2
9	DAC 3_OUT	Output of DAC 3
10	SGND	Analog input signal ground. This pin must connect to the ground of the analog input source in order to minimize digital noise.



SLAS453F - APRIL 2005 - REVISED MARCH 2012

TERMINAL FUNCTIONS (continued)

	TERMINAL	DECODIDITION
NO.	NAME	DESCRIPTION
11	CH0	Analog input channel 0
12	CH1	Analog input channel 1
13	CH2	Analog input channel 2
14	СНЗ	Analog input channel 3
15	AGND	Analog ground
16	AVDD	Analog power supply, +3V to +5V. Must be the same value as DVDD.
17	CH4	Analog input channel 4
18	CH5	Analog input channel 5
19	CH6	Analog input channel 6
20	CH7	Analog input channel 7
21	EXT_REF_IN	When external reference connects here, the internal reference is overridden. When internal reference is selected, this pin works as output of the internal reference (with $10k\Omega$ output impedance). See Reference section for details.
22	DAC 4_OUT	Output of DAC 4
23	DAC 5_OUT	Output of DAC 5
24	DAC 6_OUT	Output of DAC 6
25	DAC 7_OUT	Output of DAC 7
26	RESET	Reset input. Logic low on this pin causes the part to perform hardware reset.
27	GPIO-0/ALR0	Multiple function I/O pin. Works as digital I/O or ALR pin of the first analog input.
28	GPIO-1/ALR1	Multiple function I/O pin. Works as digital I/O or ALR pin of the second analog input.
29	GPIO-2/ALR2	Multiple function I/O pin. Works as digital I/O or ALR pin of the third analog input.
30	GPIO-3/ALR3	Multiple function I/O pin. Works as digital I/O or ALR pin of the fourth analog input.
31	CONVERT	External conversion trigger. The rising edge starts sampling and conversion of the ADC when external trigger mode is selected.
32	SCLK	Serial clock input
33	MOSI	Master out, slave in. Digital data input for the serial interface
34	MISO	Master in, slave out. Digital data output for the serial interface
35	SS	Slave select input (active low). Data is not clocked into MOSI unless \overline{SS} is low. When \overline{SS} is high, MISO is in high-impedance status.
36	BVDD	Interface power supply. Connects to 3V for 3V logic; connects to 5V for 5V logic.
37	DVDD	Digital power supply (+3V to +5V). Must be the same value as AVDD.
38	DGND	Digital ground
39	GPIO-4	General-purpose digital I/O pin
40	GPIO-5	General-purpose digital I/O pin



TIMING CHARACTERISTICS: +5V

At -40°C to +85°C, $AV_{DD} = DV_{DD} = 5V$, and $BV_{DD} = 5V$, unless otherwise noted.

	PARAMETER	MIN	MAX	UNIT
t _{sck}	SCLK period	42		ns
t _{wsck}	SCLK high or low time	21		ns
t _{Lead}	SS enable lead time	21		ns
t _{Lag}	SS enable lag time	21		ns
t _{td}	Sequential transfer delay	42		ns
t _{su}	Data setup time	0		ns
t _{hi}	Data hold time (inputs)	21		ns
t _{ho}	Data hold time (outputs)	0		ns
t _A	Slave access time		21	ns
t _{dis}	Slave MISO disable time		21	ns
t _v	Data valid		10	ns
t _r	Rise time		30	ns
t _f	Fall time		30	ns
t _{WLDAC}	ELDAC width	210		ns
t _{CONVERT}	CONVERT width	210		ns

TIMING CHARACTERISTICS: +3V

At –40°C to +85°C, $AV_{DD} = DV_{DD} = 3V$, and $BV_{DD} = 3V$, unless otherwise noted.⁽¹⁾

	PARAMETER	MIN	MAX	UNIT
t _{sck}	SCLK period	84		ns
t _{wsck}	SCLK high or low time	42		ns
t _{Lead}	SS enable lead time	42		ns
t _{Lag}	SS enable lag time	42		ns
t _{td}	Sequential transfer delay	84		ns
t _{su}	Data setup time	0		ns
t _{hi}	Data hold time (inputs)	42		ns
t _{ho}	Data hold time (outputs)	0		ns
t _A	Slave access time		42	ns
t _{dis}	Slave MISO disable time		42	ns
t _v	Data valid		10	ns
t _r	Rise time		30	ns
t _f	Fall time		30	ns
t _{WLDAC}	ELDAC width	420		ns
t _{CONVERT}	CONVERT width	420		ns

(1) For $AV_{DD} = DV_{DD} = 5V$, $BV_{DD} = 3V$, refer to the specification shown in this table.

SLAS453F - APRIL 2005-REVISED MARCH 2012







Figure 2. Write Operation (SPI)

Copyright © 2005–2012, Texas Instruments Incorporated

TEXAS INSTRUMENTS

www.ti.com

TEXAS INSTRUMENTS

SLAS453F - APRIL 2005 - REVISED MARCH 2012

www.ti.com



At +25°C, $AV_{DD} = DV_{DD} = 5V$, unless otherwise noted.



TEXAS INSTRUMENTS

www.ti.com

SLAS453F - APRIL 2005-REVISED MARCH 2012

TYPICAL CHARACTERISTICS: ANALOG-TO-DIGITAL CONVERTER (ADC) (continued)

At +25°C, $AV_{DD} = DV_{DD} = 5V$, unless otherwise noted.





GAIN ERROR AND GAIN ERROR MATCH

Figure 10.

OFFSET ERROR AND OFFSET ERROR MATCH vs TEMPERATURE



Figure 11.





GAIN ERROR AND GAIN ERROR MATCH vs TEMPERATURE









Copyright © 2005–2012, Texas Instruments Incorporated

TYPICAL CHARACTERISTICS: ANALOG-TO-DIGITAL CONVERTER (ADC) (continued)

At +25°C, $AV_{DD} = DV_{DD} = 5V$, unless otherwise noted.



Figure 17.

Copyright © 2005–2012, Texas Instruments Incorporated

TEXAS INSTRUMENTS

www.ti.com

SLAS453F - APRIL 2005-REVISED MARCH 2012

At +25°C, $AV_{DD} = DV_{DD} = 5V$, unless otherwise noted. **INTERNAL 2.5V REFERENCE INTERNAL 1.25V REFERENCE** $(AV_{DD} = 5V)$ $(AV_{DD} = 2.7V)$ 25 60 50 20 40 Frequency (%) Frequency (%) 15 30 10 20 5 10 0 0 2.502 2.498 2.499 2.500 2.503 2.505 2.495 2.496 2.497 2.501 2.504 1.247 1.248 1.249 1.250 1.251 1.252 1.253 Histogram Bins (V) Histogram Bins (V) Figure 19. Figure 20.

TYPICAL CHARACTERISTICS: ANALOG-TO-DIGITAL CONVERTER (ADC) (continued)

TYPICAL CHARACTERISTICS: DIGITAL-TO-ANALOG CONVERTER (DAC)

At +25°C, $AV_{DD} = DV_{DD} = 5V$, unless otherwise noted.



8.0 6.0 4.0 2.0 0 -2.0 -4.0 -6.0 -8.0

0

512

1024

INL (LSB)

DNL (LSB)

www.ti.com

TYPICAL CHARACTERISTICS: DIGITAL-TO-ANALOG CONVERTER (DAC) (continued)





LINEARITY ERROR vs CODE

(+85°C, AV_{DD} = 5V, V_{REF} = 2.5V, GAIN = 1)

2048

Code

Figure 25.

2560

3072 3584

4096











1536



SLAS453F - APRIL 2005 - REVISED MARCH 2012

TYPICAL CHARACTERISTICS: DIGITAL-TO-ANALOG CONVERTER (DAC) (continued)

At +25°C, $AV_{DD} = DV_{DD} = 5V$, unless otherwise noted.



EXAS NSTRUMENTS

www.ti.com

5.0

TYPICAL CHARACTERISTICS: PRECISION CURRENT SOURCE

Figure 36.

2.20

Compliance Voltage (V)

2.40

2.60

2.80

1.60

1.80

2.00

TYPICAL CHARACTERISTICS: PRECISION CURRENT SOURCE (continued)

At +25°C, $AV_{DD} = DV_{DD} = 5V$, unless otherwise noted.

APPLICATION INFORMATION

DIGITAL INTERFACE

The AMC7823 communicates through a standard SPI bus. The SPI allows full-duplex, synchronous, serial communication between a host processor (the master) and peripheral devices (slaves). The SPI master generates the synchronizing clock and initiates transmissions. SPI slave devices, such as the AMC7823, depend on a master to start and synchronize transmissions.

A transmission begins when initiated by an SPI master. A word from the master is shifted into the AMC7823 through the MOSI pin under the control of the master serial clock, SCLK. A word from an AMC7823 register is shifted out from the MISO pin under the control of SCLK as well.

The idle state of the serial clock for the AMC7823 is low, which corresponds to a clock polarity setting of 0 (typical microprocessor SPI control bit CPOL = '0'). The AMC7823 interface is designed with a clock phase setting of 1 (typical microprocessor SPI control bit CPHA = '1'). In both the master and the slave, data are shifted out on the rising edge of SCLK and sampled on the falling edge of SCLK where data are stable. The master begins driving the MOSI pin on the first rising edge of SCLK after SS is activated (low).

To write data into AMC7823, the host activates the slave select signal (\overline{SS} = low) and issues a WRITE command to start the data transmission. The AMC7823 always interprets the first word (from the host) immediately following the falling edge of \overline{SS} signal as a command. The data to be written into the AMC7823 follow the command. The slave select pin (\overline{SS}) must remain low until all data are transmitted (see Figure 39). Otherwise, the WRITE operation is terminated. Likewise, to read data from AMC7823, the host activates the slave select signal and sends a READ command. The AMC7823 then sends data out through the MISO pin under the control of SCLK. The slave select pin must remain low until all data are shifted out (see Figure 39). Otherwise, the transmission is terminated, and all remaining data (if any) are ignored.

When the operation is terminated, the master must issue a new command to start a new operation.

All registers in the AMC7823 are 16-bit. It takes 16 clock pulses of SCLK to transfer one data or command word. All data are transferred into (or out of) the AMC7823 through an internal serial-parallel (parallel-serial) register. If SS is deactivated (that is, goes high) before the 16th clock finishes, the incomplete transfer is terminated immediately and the data being transferred are ignored. In a write operation, the data are not written into the AMC7823 register. In a read operation, the remaining data bits are not shifted out, and the data must be ignored.

AMC7823 COMMUNICATION PROTOCOL

With the exception of two external trigger pins, an external RESET pin, and an external current setting resistor, the AMC7823 is entirely controlled by registers. Reading from and writing to these registers is accomplished by issuing a 16-bit command word followed immediately by data for a single register or for a range of registers. This command word is constructed as shown in the Command Format table. The data word(s) format for the target register(s) are illustrated in subsequent pages of this document.

Bit 15 MSB	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 LSB
R/W	Х	PG1	PG0	х	SADR 4	SADR 3	SADR 2	SADR 1	SADR 0	Х	EADR 4	EADR 3	EADR 2	EADR 1	EADR 0

Command Format

X : Don't Care

Where:

 R/\overline{W} : Data flow direction bit.

 R/\overline{W} = '1'. Read operation. Data are transferred from AMC7823 to the host.

 R/\overline{W} = '0'. Write operation. Data are transferred from the host to AMC7823.

PG1 – PG0: Memory page of addressed register(s) (see Table 1).

SADR4 - SADR0: Starting address of register(s) on selected page.

EADR4 – EADR0: Ending address of register(s) on selected page.

SLAS453F - APRIL 2005 - REVISED MARCH 2012

NOTE: If the ending address is equal to or smaller than the starting address, only the starting address is accessed. In this case, the operation applies only to the starting address; all remaining data and memory locations (if any) are ignored. In this manner, a single register may be addressed by setting [EADR4:EADR0] = $00000 \text{ or } [SADR4:SADR0] \ge [EADR4:EADR0].$

PG1	PG0	PAGE ADDRESS
0	0	0
0	1	1
1	0	Reserved
1	1	Reserved

Г	able	1	Page	Addre	ssina
	unic		I ugo	Addic	Joing

For example, to read the register with address 0x00 on page 0, the host processor must send the AMC7823 the command 0x8000; this command specifies a read operation on page 0, address 0. After sending the command, the host reads one data word. To read the registers 0x02 to 0x07 on page 0 (ADC Data-2 to ADC Data-7), the host must send 0x8087 first, and then clock six data words sequentially out of the AMC7823. The first data word is from 0x02, the second from 0x03, and the sixth from 0x07. If the host continues clocking data out after reading the last location [EADR4:EADR0], the value 0x0000 is output until the operation stops. However, if the host deactivates SS before reading the last register, the operation is terminated and all remaining registers are ignored.

Likewise, to load data into the registers with addresses 0x03 to 0x05 on page 1 (DAC-3 Data Register to DAC-5 Data Register), the host sends command 0x10C5 followed sequentially by three data words. The first word is written into 0x03 of page 1, the second goes to 0x04, and the third goes to 0x05. If the host continues to transfer data into AMC7823 after writing the last location [EADR4:EADR0], all these data are ignored until the operation stops. However, if the host deactivates SS before writing the last location, the operation is terminated and all remaining locations are ignored.

See the AMC7823 Memory Map (Table 2) for details of register locations.

Figure 39 shows an example of a complete data transaction between the host processor and the AMC7823.

Figure 39. Write and Read Operations of the AMC7823 Interface

SLAS453F - APRIL 2005 - REVISED MARCH 2012

AMC7823 MEMORY MAP

The AMC7823 has several 16-bit registers separated into two pages of memory, Page 0 and Page 1. The memory map is shown in Table 2. Locations that are marked **Reserved** read back 0x0000 if they are read by the host. Writing to these locations has no effect. Figure 40 explains the Read/Write operation.

	Pa	ige 0: Data	/Status Registers		Pa	age 1: Contr	ol/Setting Registers
Address	R/W	Default	Register Name	Address	R/W	Default	Register Name
00	R	0x0000	ADC-0 Data	00	R/W	0x0000	DAC-0 Data
01	R	0x0000	ADC-1 Data	01	R/W	0x0000	DAC-1 Data
02	R	0x0000	ADC-2 Data	02	R/W	0x0000	DAC-2 Data
03	R	0x0000	ADC-3 Data	03	R/W	0x0000	DAC-3 Data
04	R	0x0000	ADC-4 Data	04	R/W	0x0000	DAC-4 Data
05	R	0x0000	ADC-5 Data	05	R/W	0x0000	DAC-5 Data
06	R	0x0000	ADC-6 Data	06	R/W	0x0000	DAC-6 Data
07	R	0x0000	ADC-7 Data	07	R/W	0x0000	DAC-7 Data
08	R	0x0000	ADC-8 Data	08	R/W	0x0000	LOAD DAC
09	R	0x0000	ALR Register	09	R/W	0x0000	DAC Configuration
0A	R/W	0xFFFF	GPIO Register	0A	R/W	0x4000	AMC Status/Configuration
0B			Reserved	0B	R/W	0x0000	ADC Control
0C			Reserved	0C	R/W	0x0000	RESET
0D			Reserved	0D	R/W	0x0000	Power-Down
0E			Reserved	0E	R/W	0x0FFF	Threshold-Hi-0
0F			Reserved	0F	R/W	0x0000	Threshold-Low-0
10			Reserved	10	R/W	0x0FFF	Threshold-Hi-1
11			Reserved	11	R/W	0x0000	Threshold-Low-1
12			Reserved	12	R/W	0x0FFF	Threshold-Hi-2
13			Reserved	13	R/W	0x0000	Threshold-Low-2
14			Reserved	14	R/W	0x0FFF	Threshold-Hi-3
15			Reserved	15	R/W	0x0000	Threshold-Low-3
16			Reserved	16			Reserved
17			Reserved	17			Reserved
18			Reserved	18			Reserved
19			Reserved	19			Reserved
1A			Reserved	1A			Reserved
1B			Reserved	1B			Reserved
1C			Reserved	1C			Reserved
1D			Reserved	1D			Reserved
1E			Reserved	1E	R	0xE000	Part Revision Number
1F			Reserved	1F			Reserved

Table 2. AMC7823 Memory Map

SLAS453F - APRIL 2005-REVISED MARCH 2012

www.ti.com

- (1) [SADR] represents the start address, which is specified by bits [PG1:PG0] and [SADR4:SADR0] in the command word. [ADR] represents the current address.
- (2) [EADR] represents the end address, which is specified by bits [PG0:PG1] and [EADR4:EADR0] in the command word.
- (3) Host ends data transfer by deactivating \overline{SS} .

Figure 40. Read/Write Operations

ADC OPERATION (See AMC Status/Configuration Register and ADC Control Register)

- (1) To avoid conflict, the data are not loaded into ADC-*n* data register from ADC-*n* temporary register until the data transfer from the ADC-*n* data register to the shift register (if any) finishes.
- (2) When the internal reference is selected, the bit GREF determines the input range: GREF = '0', 0 to 2.5V; GREF = '1', 0 to 5V (for 5V supply only). When an external reference is selected, the input range is 0 to 2 × V_{REF} . The input cannot be above AV_{DD}.

Figure 41. ADC Structure

The ADC has nine analog inputs. Channels CH0 through CH7 receive external analog inputs. CH8 is dedicated to the on-chip temperature sensor (see On-chip Temperature Sensor section).

ADC Trigger Signals (see AMC Status/Configuration Register)

The ADC can be triggered externally (external trigger mode) or internally (internal trigger mode). Bit ECNVT (Enable CONVERT) of the AMC Status/Configuration Register determines which mode is used. When ECNVT is set to '1', the ADC works in external trigger mode and the rising edge of the external signal CONVERT initiates data conversion. When ECNVT is cleared to '0', the ADC is in internal trigger mode, and writing to the ADC Control Register initiates conversion.

After the ADC is triggered, a group of analog inputs (up to nine channels may be specified) are multiplexed and each channel is converted. The starting and ending addresses of the group of channels are specified by the bits [SA3:SA0] and [EA3:EA0], respectively, in the ADC Control Register (see ADC Control Register for details). The specified channels are converted sequentially from the starting to the ending address according to Table 12 (Analog Input Channel Address Map) and Table 13 (Analog Input Channel Range).

Conversion Mode

When internal trigger mode is selected (ECNVT = '0'), two types of ADC conversion are available: direct-mode and auto-mode. The bit CMODE (Conversion MODE) of the ADC Control Register specifies the conversion mode. When external trigger mode is selected (ECNVT = '1'), only direct-mode conversion is available. In this case, bit CMODE in the ADC Control Register is ignored. (See Table 3.)

In direct-mode, each analog channel within the specified group is converted a single time. After the last channel is converted, the ADC goes into idle state and waits for a new trigger.

Auto-mode is a continuous operation. In auto-mode, each analog channel within the specified group is converted sequentially from [SA3:SA0] to [EA3:EA0] and repeatedly until one of the following events occur:

- a new internal trigger is issued;
- the conversion mode is changed to direct-mode by rewriting the ADC Control Register; or
- the external trigger is enabled by rewriting the AMC Status/Configuration Register.

When a new internal trigger is issued, a new conversion process starts.

Table 3 summarizes the ADC conversion modes. Note that the ending address must not be less than the starting address. Otherwise, the ADC conversion sequence may not be correct.

ECNVT OF AMC STATUS/ CONFIGURATION REGISTER	CMODE OF ADC CONTROL REGISTER	ADC CONVERSION MODE
1	_	External Trigger, Direct-Mode
0	0	Internal Trigger, Direct-Mode
0	1	Internal Trigger Auto-Mode

Table 3. ADC Conversion Modes

Double-Buffered ADC Data Register

The host can access all nine double-buffered ADC Data registers. The conversion result from the analog input with the channel address n is stored in the ADC-n Data register. When the conversion of an individual channel is completed, the data is immediately transferred into the corresponding ADC-n temporary (TMPRY) register, the first stage of the data buffer. When the conversion of the last channel ([EA3:EA0]) finishes, all data in ADC-n TMPRY registers are transferred simultaneously into the corresponding ADC-n Data registers, the second stage of the data buffer. However, if a data transfer is in progress between an ADC-n Data Register and the AMC Shift Register, this ADC-n Data Register is not updated until the data transfer is complete. The conversion result from channel address n is stored in the ADC-n Data Register. For example, the result from channel [0x04] is stored in the ADC-4 Data Register, and the result from channel [0x07] is stored in the ADC-7 Data Register. The ADC-8 Data Register is used to store on-chip temperature measurement data (see the On-chip Temperature Sensor).

SCLK Clock Noise

The host activates the slave select signal \overline{SS} (low) to access the AMC7823. When \overline{SS} is high, the SCLK clock is blocked. To avoid noise caused by SCLK clock, deactivate \overline{SS} (high) for at least the conversion process time immediately after the ADC conversion starts.

Handshaking with the Host (see AMC Status/Configuration Register)

The $\overline{\text{DAV}}$ pin and the bit DAVF (Data Available Flag) of the AMC Status/Configuration Register provide handshaking with the host. Pin and bit status depend on the conversion mode (direct or auto). In direct-mode, after ADC-*n* Data registers of all of the selected channels are updated, the DAVF bit in the AMC Status/Configuration Register is set immediately to '1', and the DAV pin is active (low) to signify new data are available. Reading the ADC-*n* Data Register or restarting the ADC clears bit DAVF to '0' and deactivates the DAV pin (high).

In auto-mode, after ADC-*n* Data registers of the selected channels are updated, a pulse of 2µs (low) appears on the DAV pin to signify new data are available. However, bit DAVF is always cleared to '0' in auto-mode.

Figure 42, Figure 43 and Figure 44 illustrate the handshaking protocol.

AMC7823

Figure 44. External Trigger

Analog Input Out-of-Range Detection (see Analog Input Out-of-Range Alarm Section)

The first four analog inputs of the group defined by the bits [SA3:SA0] and [EA3:EA0] are implemented with outof-range detection. When an input is out of the preset range, the corresponding alarm flag, bit ALR-*n* of the ALR (Alarm) Register is set. If any of the four inputs are out of range, the global out-of-range pin GALR goes low. Four GPIO pins (GPIO-0, GPIO-1, GPIO-2 and GPIO-3) can be configured as out-of-range indicators for each of the first four analog inputs. See the Analog Input Out-of-Range Alarm and Digital I/O sections for more details.

Full-Scale Range of Analog Input

The full-scale range of the analog input is $2 \times V_{REF}$, but must not exceed the supply value AV_{DD}. Input saturation can occur if the analog input exceeds this value.

The internal reference or an externally applied reference may be used as V_{REF} . The bit SREF in the AMC Status/Configuration Register controls the selection of the internal reference. When SREF = '0' (power-up default condition), the internal reference is selected and is internally applied through a 10k Ω resistor to pin 21. When SREF = '1', the internal reference is disconnected from pin 21, and an external reference may be applied. See Figure 48.

Table 4 shows the configuration of the ADC input range.

BIT GREF	BIT SREF	ADC INPUT RANGE	DESCRIPTION
0	0	0 to 2.5V	Internal reference, 1.25V
1	0	0 to 5V	Internal reference, 2.5V, AV _{DD} = 5V only
Don't care	1	0 to 2 × V_{REF}	External reference V_{REF} . 2 × V_{REF} must not be greater than AV_{DD} . Set SREF = 1 when applying external reference.

Table 4. Configuration of ADC Input Range

AMC7823

The bit GREF in the AMC Status/Configuration Register selects between two preset internal reference values. When GREF = '0' (power-up default condition), the internal reference is set to 1.25V. When GREF = '1', the internal reference is 2.5V. GREF must be cleared to '0' when the power supply is less than 5V.

When an external reference is applied, the input range is 0 to $2 \times V_{REF}$, and is not affected by the bit GREF. In this case, ideally SREF has been set to '1' and the internal reference is disconnected. This condition is preferred for operating the AMC7823. If SREF = '0', the external reference overrides the internal reference, provided it can accommodate a 10k Ω load. To avoid input saturation, the external reference must not be greater than 2.5V when the analog power supply is 5V, and must not be greater than 1.25V when the supply is 3V.

Figure 45 illustrates the ADC operation.

- (1) **[SA]** represents the first input channel, **[EA]** represents the last input channel. **[ADR]** represents the current input channel. **[SA3:SA0]** is the address of **[SA]**. **[EA3:EA0]** is the address of **[EA]**.
- (2) GALR pin goes high and bits ALR-*n* are cleared after new **ADC Conversion** trigger.
- (3) After reading the ADC Data Register, bit DAVF is cleared, and the DAV pin goes high.
- (4) In Auto-mode, bit DAVF is always cleared.

Figure 45. ADC Operation Flow Chart

SLAS453F – APRIL 2005 – REVISED MARCH 2012

ON-CHIP TEMPERATURE SENSOR

The AMC7823 has an integrated temperature sensor to measure the on-chip temperature. This measurement relies on the characteristics of a semiconductor p-n junction operating at a known current level. The forward voltage of the diode (V_{BE}) depends on the current passing through it and the junction temperature.

Channel CH8 is dedicated to the on-chip temperature sensor. When CH8 is converted, the on-chip temperature measurement process is activated. Two measurements, and therefore two ADC conversions, are required to capture the temperature data. First, the diode is driven by current I₁ (750µA) and the forward voltage V_{BE1} is measured. Next, the diode is driven by current I₂ (10µA) and V_{BE2} is measured. The difference of these two voltages, ΔV_{BE} , is stored in the ADC-8 Data Register as straight binary code. See Figure 46.

NOTE: When CH8 is converted, two conversions are performed. During the first conversion, SW1 is turned on, SW2 is off, and the diode is driven by I₁ (750μA). During the second conversion, SW2 is turned on, SW1 is off, and the diode is driven by I₂ (10μA).

Figure 46. Local Temperature Sensor Operation

In direct-mode operation, the temperature can be measured by converting Channel CH8 only, or by converting several channels including Channel CH8. In auto-mode, the temperature must be measured by converting at least two channels including Channel CH8.

The following equations illustrate the corresponding temperature calculation process:

 ΔV_{BE} (mV) = decimal code (convert from ADC-8 Data Register binary code) × 1.22mV for V_{REF} = 2.5V or

 ΔV_{BE} (mV) = decimal code (convert from ADC-8 Data Register binary code) × 0.61mV for V_{REF} = 1.25V.

Temp (K) = $2.6 \times \Delta V_{BE}$ (mV) or

Temp (°C) = $2.6 \times \Delta V_{BE}$ (mV) – 273K.

The resolution of this calculation is 3.2° C/LSB when the reference voltage is 2.5V and 1.6° C/LSB for a reference voltage of 1.25V. The temperature sensor is powered by the reference. When the internal reference is used, a filter capacitor (for example, 10μ F) from pin 21 (EXT_REF_IN) to AGND is recommended to improve temperature reading; refer to the *Reference* section for more information.

DAC OPERATION (see DAC-n Data Registers and DAC Configuration Register)

AMC7823 has eight double-buffered DACs. The outputs of the DACs can be updated synchronously or individually (asynchronously). Figure 47 illustrates the generic DAC structure.

(1) When PDAC-n = 0, DAC-n is in power-down mode; the output buffer of DAC-n connects to ground through a 5k Ω load.

Double-Buffered Data Register

All eight DAC data registers are double-buffered. Each DAC has an internal latch preceded by an input register. Data are initially written to an individual DAC-*n* Data register and then transferred to its corresponding DAC-*n* Latch. When the DAC-*n* Latch is updated, the output of DAC-*n* changes to the newly set value. When the host reads the register memory map location labeled DAC-*n* Data, the value held in the DAC-*n* Latch is returned (not the value held in the input DAC-*n* Data Register).

Synchronous Load, Asynchronous Load, and Output Updating

The DAC latches can be updated synchronously or asynchronously. The bit SLDA-*n* (Synchronous Load) of the DAC Configuration Register is used to specify the DAC updating mode.

Asynchronous mode is active when SLDA-*n* is cleared to '0'. Immediately after writing to the DAC-*n* Data Register, its data are transferred to the corresponding DAC-*n* Latch Register, and the output of DAC-*n* changes accordingly.

Synchronous mode is selected when the bit SLDA-*n* is set to '1'. The value of the DAC-*n* Data Register is transferred to the DAC-*n* Latch only after an active DAC synchronous loading signal occurs, which immediately updates the DAC-*n* output. Under synchronous loading operation, writing data into a DAC-*n* Data Register changes only the value in that register, but not the content of DAC-*n* Latch nor the output of DAC-*n*, until the synchronous load signal occurs.

SLAS453F - APRIL 2005 - REVISED MARCH 2012

www.ti.com

The DAC synchronous load signal can be the rising edge of the external signal ELDAC, or the internal signal ILDAC. Write BB00h into the Load DAC Register to generate ILDAC. When the DAC synchronous load signal occurs, all DACs with the bit SLDA-*n* set to '1' are updated simultaneously with the value of the corresponding DAC-*n* Data register. By setting the bit SLDA-*n* properly, several DACs can be updated at the same time. For example, to update DAC0 and DAC1 synchronously, the host sets the bits SLDA-0 and SLDA-1 to '1' first, then writes the proper values into the DAC-0 Data and DAC-1 Data registers, respectively. After this presetting, the host activates ELDAC (or ILDAC) to load DAC0 and DAC1 simultaneously. The outputs of DAC0 and DAC1 change at the same time.

Table 5 summarizes methods to update the output of DAC-n.

BIT SLDA-n	WRITING LOAD DAC REGISTER	EXTERNAL ELDAC SIGNAL	OPERATION
0	Don't care	Don't care	Update DAC- <i>n</i> individually.
			DAC- <i>n</i> Latch and DAC- <i>n</i> Output are immediately updated after writing to DAC- <i>n</i> Data Register
1	Write 0xBB00	0	Simultaneously update all DAC by internal trigger .
			Writing 0xBB00 generates internal load DAC trigger signal ILDAC, which causes DAC- <i>n</i> Latches and DAC- <i>n</i> Outputs to be updated with the contents of corresponding DAC- <i>n</i> Data Register.
1	No	Rising edge	Simultaneously update all DACs by external trigger ELDAC.
			Rising edge of ELDAC causes DAC- <i>n</i> Latches and DAC- <i>n</i> Outputs to be updated with the contents of corresponding DAC- <i>n</i> Data Register.

Table 5. DAC-*n* Output Update Summary

Full-Scale Output Range

The full-scale output range of each DAC is set by the product of the value of the reference voltage times the gain of the DAC output buffer, $V_{REF} \times Gain$. The bit GDAC-*n* (Gain of DAC-*n* output buffer) of the DAC Configuration Register sets the gain of the individual DAC-*n* output buffer. The gain is unity (1) when GDAC-*n* is cleared to '0', and is 2 when GDAC-*n* is set to '1'.

The value of V_{REF} may be controlled by bits SREF and GREF in the AMC Status/Configuration Register and by the choice of internal or external reference. For a similar description, see the Full-Scale Range of Analog Input in the ADC Operation section.

Full-scale output range of each DAC is limited by the analog power supply because the DAC output buffer cannot exceed AV_{DD}. Table 6 shows how to configure the DAC output range.

				OUTPUT	RANGE
SREF	GREF	GDAC-n	REFERENCE	AV _{DD} = 3V	$AV_{DD} = 5V$
0	0	0	Internal 1.25V	0V to 1.25V	0V to 1.25V
0	0	1	Internal 1.25V	0V to 2.5V	0V to 2.5V
0	1	0	Internal 2.5V	0V to 2.5V	0V to 2.5V
0	1	1	Internal 2.5V	Saturated at 3V	0V to 5V
1	Don't care	0	External V _{REF}	0V to External V _{REF} , External V _{REF} ≤ AV _{DD}	0V to External V _{REF} , External V _{REF} ≤ AV _{DD}
1	Don't care	1	External V _{REF}	0V to External V _{REF} × 2 2 × External V _{REF} ≤ AV _{DD}	0V to External V _{REF} × 2 2 × External V _{REF} ≤ AV _{DD}

Table 6. Configuration of DAC Output Range

After power-on or reset, all DAC-*n* Data Registers and all DAC-*n* Latches are cleared to '0'. This clearing process results in all DAC outputs at 0V, gain of unity, and a full-scale output range preset to either 1.25V or equal to the external reference (if it is applied) because bits SREF and GREF are also cleared to '0'.

Zero Code Output Value

Each DAC buffer is clamped to prevent the output from going to 0V. Thus, when the input code is 000h, the output is typically 15mV to 20mV. This output keeps the closed-loop DAC output buffer in an active, stable operating regime, allowing it to immediately respond to an input that produces an output typically greater than 20mV. Near-zero-volt output for a particular DAC-*n* may be achieved by clearing bit PDAC-*n* to '0' in the Power-Down register.

POWER-DOWN MODE

The AMC7823 is implemented with power-down mode. Bits in the Power-Down Register control power applied to the ADC, each DAC output buffer, the output amplifier of the precision current source, and the reference buffer. The reference buffer drives all the DAC resistor strings and supplies reference voltage to the precision current source. After power-on reset or any forced hardware or software reset, the Power-Down Register is cleared, and all these specified components are in power-down mode.

In power-down mode, most of the linear circuitry is shut down. The ADC halts conversions, output current of the precision current source drops to zero, and each external DAC output pin is switched from the DAC output buffer to analog ground through an internal $5k\Omega$ resistor. The internal reference and the internal oscillator remain powered to facilitate rapid recovery from power-down mode.

None of the bits in the Power-Down Register affect the digital logic. All digital signals (such as the SPI interface, RESET, ELDAC, ALR, and all GPIOs) still work normally in any power-down condition. In power-down mode, the host can read registers to get information, or write to registers to change settings. No write operation can start the ADC (if the ADC is in power-down), or change the DAC output (if the DAC is in power-down), but write operations can update register values. The new register values are effective immediately upon exiting the power-down mode. In this way, the host can preset DACs and the ADC before a wake-up call.

The contents of all Page 1 addresses (see Table 2) do not change when entering or exiting power-down mode. The contents of the ADC registers and the alarm information in the ALR and GPIO Registers of Page 0 do not change when entering or exiting power-down mode *if the ADC is in direct mode before powering down*. To avoid losing ADC register content and alarm information in the ALR and GPIO Registers while the ADC is powered down, do not issue a convert command during power-down mode. General-purpose I/O data are not affected. For details, see the sections on the ALR Register and the GPIO Register.

For power-down mode details, see the Power-Down Register section.

SLAS453F - APRIL 2005 - REVISED MARCH 2012

REFERENCE

The AMC7823 requires a reference voltage to drive the ADC, the DACs, and the precision current source. It can accommodate the application of an external reference voltage, or it can supply reference from an internal bandgap voltage circuit as shown in Figure 48. Pin 21, EXT_REF_IN, is common to either source. An internal 10k Ω resistor connects the internal reference source to pin 21. This pin provides a point for noise filtering by placing a capacitor, if desired, from the pin to analog ground. The time constant of this filter is [(10k Ω) × (C_{FILTER})]. The resistor also allows an external reference applied to pin 21 to override the internal reference, provided it can drive the 10k Ω load. The filter capacitor can be 10µF when the internal reference is selected. When using an external reference, it is recommended to use a buffered reference (such as the REF5025).

Figure 48. Reference

Logic bits SREF and GREF of the AMC Status/Configuration Register specify operation of the internal reference and also should be considered when applying an external reference, as explained below. These bits also provide information to the precision current source and are used in configuring that source (refer to the Precision Current Source section for details).

When SREF is cleared to '0' (the default or power-on reset condition), the internal reference is selected and connected to pin 21 by the $10k\Omega$ resistor. When SREF is set to '1', the internal reference is de-selected and disconnected from pin 21. Pin 21 then floats unless an external reference is applied.

The bit GREF selects one of two pre-set values for the internal reference voltage. When GREF is cleared to '0', the internal reference voltage is +1.25V. When GREF is set to '1', the internal reference voltage is +2.5V.

It is recommended to always set SREF to '1' when using an external source; otherwise, the external reference must sink or source a current of value equal to the difference in the reference voltages divided by $10k\Omega$. For example, if SREF and GREF are both cleared to '0' and a 2.5V external reference is applied, the AMC7823 must unnecessarily sink 125µA.

AMC7823

www.ti.com

PRECISION CURRENT SOURCE

The AMC7823 provides the user with a precision current source for driving an external component such as a thermistor. Output current from pin 5 is set by the value of the resistor (R_{SET}) connected from pin 4 to the analog supply voltage. This resistor should be close to the AMC7823 to minimize any voltage drop from the analog supply to the resistor. Internal closed-loop circuitry impresses a fixed voltage across the set resistor by means of an operational amplifier and a PMOS-follower output driver. Current through the set resistor supplies the follower. The follower driver supplies this current to the external load connected from PRECISION_I_OUTPUT (pin 5) to ground. This circuit architecture maintains high output impedance and provides wide output voltage compliance. See Figure 49.

Figure 49. Diagram of Current Source

In addition to the external setting resistor R_{SET}, four logic bits—PTS and PREFB in the Power-Down Register and SREF and GREF in the AMC Status/Configuration Register—are used to configure the current source as well. Table 7 describes how to configure the current source.

The bit PTS is the current source power-down bit. When PTS is cleared to '0', the current source is in powerdown mode, and the output current is zero. When PTS is set to '1' and PREFB is set to '1', the current source is in normal operation.

Bit SREF is the reference source selection bit. When SREF is cleared, the internal reference is selected. When SREF is set to '1', the internal reference is de-selected. Set SREF = '1' when an external reference is applied.

GREF is the internal reference gain bit. PREFB is the Reference Buffer Amplifier Power-Down bit. Both bits provide information to the current source circuit, and affect the current source configuration.

If the internal reference is used, and no external reference is applied to pin 21, the output current is $0.5V/R_{SET}$ (V_{SET} = 0.5V) or zero, depending on bits PREFB and GREF, as shown in Table 7.

For a precise calculation, measure the voltage across the set resistor (V_{SET}) and divide it by the precise value of R_{SET} .

FXAS **NSTRUMENTS**

SLAS453F - APRIL 2005 - REVISED MARCH 2012

	Table 7. Pre	cision Current Source	Configuration	
SREF	PTS	PREFB	GREF	Ι _ο
0	0	Don't care	Don't care	0
0	1	0	1	0
0	1	Don't care	0	0.5V/R _{SET} ⁽¹⁾
0	1	1	1	0.5V/R _{SET} (1)
1	0	Don't care	Don't care	0
1	1	0	1 ⁽²⁾	0
1	1	Don't care	0 ⁽²⁾	Equation 1
1	1	1	1 (2)	Equation 1

 $V_{SET} = 0.5V.$ (1)

Make GREF = 1 for 2.5V external reference; make GREF = 0 for 1.25V external reference. (2)

When an external reference is used, select a reference value (V_{REF}) close to either 1.25V or 2.5V, and write bit GREF low ('0') for a 1.25V reference, or write it high ('1') for a 2.5V reference. These settings make a better match to the applied external reference value. The output current can be calculated by Equation 1:

$$I_{OUTPUT} = \frac{V_{SET}}{R_{SET}} = \frac{(V_{REF} \times 0.4)}{(1 + GREF) \times R_{SET}}$$

(1)

The applied external reference voltage may deviate from the recommended values, but it is important to limit the maximum voltage applied to the set resistor to approximately 0.5V. Voltages greater than 0.5V across the set resistor reduce the specified compliance of the current source to the load.

DIGITAL I/O (See the AMC Status/Configuration Register)

The AMC7823 has four special function pins: DAV, GALR, ELDAC, and CONVERT. It also has six general I/O pins (GPIO-n). The GPIO-n pins are used as general digital I/O or analog input out-of-range indicators.

The pin DAV is an output pin that indicates the completion of ADC conversions. Bit DAVF of the AMC Status/Configuration Register determines the status of the DAV pin. In direct-mode, after the selected group of input channels has been converted and the ADC has been halted, bit DAVF is set to '1' and pin DAV is driven to logic low (active). In auto-mode, each time the group of input channels has been sequentially converted, a 2µs pulse (low) appears on the DAV pin after the last channel of the group is converted. This conversion sequence is repeated and the pulse is repeated.

The GALR pin is an output pin that indicates whether any of the first four analog inputs being converted are outof-range. Bits ALR-n of the ALR Register determine the status of GALR pin. GALR is low (or active) if any one of the bits ALR-n is set to '1'. GALR is high (inactive) if and only if all bits are cleared to '0'. See Figure 50.

Figure 50. DAV Pin and GALR Pin

The CONVERT pin is an input pin for the external ADC trigger signal. When bit ECNVT of the AMC Status/Configuration Register is set to '1', the AMC7823 works in external trigger mode. The rising edge of CONVERT starts the ADC conversion.

The ELDAC pin is an input pin for the external DAC synchronous load signal. The rising edge of ELDAC updates all DAC-*n* simultaneously that have the corresponding bit SLDA-*n* set to '1'.

The AMC7823 has six GPIO pins, GPIO-n (n = 0, 1, 2, 3, 4, 5). Pins GPIO-4 and GPIO-5 are dedicated to general bidirectional digital I/O signals. The remaining pins (n = 0, 1, 2, 3) are dual-purpose pins, and can be programmed as either bidirectional GPIO or ALR (out-of-range alarm) indicators. Figure 51 shows the pin structure of GPIO-4 and GPIO-5. See Figure 52 for the pin structure of GPIO-n (n = 0, 1, 2, 3).

The bit IOMOD-n (n = 0, 1, 2, 3) in the GPIO register defines the function of these dual-purpose GPIO-n pins (see Table 8). When the corresponding IOMOD-n bit is cleared to '0', GPIO-n pins are configured as out-of-range indicators (denoted ALR-0, ALR-1, ALR-2, and ALR-3) for the first four analog inputs being converted. As an out-of-range indicator, the ALR-n pin is an output whose status is determined by bits ALR-0, ALR-1, ALR-2, and ALR-3 of the ALR Register. When ALR-n is set to '1', the ALR-n pin is low. When ALR-n is cleared to '0', the ALR-n pin is in high impedance status. When IOMOD-n is set to '1', the GPIO-n pin works as a general, bidirectional digital I/O pin.

	IOM	OD-n
PIN NAME	1	0
GPIO-0	GPIO	ALR-0
GPIO-1	GPIO	ALR-1
GPIO-2	GPIO	ALR-2
GPIO-3	GPIO	ALR-3

Table 6. GFIC Function	Table	8.	GPIO	Function
------------------------	-------	----	------	----------

When the GPIO-*n* pin works as general, bidirectional digital I/O, it can receive an input or produce an output. (See Figure 51 and Figure 52.) When acting as output, its status is determined by the corresponding bit IOST-*n* (I/O Status) of the GPIO Register. The output is high impedance when bit IOST-*n* is set to '1' and is logic low when bit IOST-*n* is cleared to '0'. An external pull-up resistor is required when using GPIO-*n* as output.

When GPIO-*n* acts as input, the digital value on the pin is acquired by reading the bit IOST-*n*.

After power-on reset or any forced hardware or software reset, all IOMOD-*n* and IOST-*n* bits are set to '1', and all GPIO pins work as general I/O pins in high impedance status. See the GPIO Register for more detail.

Figure 51. Pin Structure of GPIO-4 and GPIO-5

SLAS453F - APRIL 2005 - REVISED MARCH 2012

www.ti.com

Figure 52. Pin Structure of GPIO-0, GPIO-1, GPIO-2, and GPIO-3

ANALOG INPUT OUT-OF-RANGE ALARM (See ADC Operation)

The AMC7823 provides out-of-range detection for the first four analog inputs of the group of inputs specified by the starting and ending addresses [SA3:SA0] and [EA3:EA0], respectively. Figure 53 describes the analog out-of-range logic. Alarm bits ALR-*n* in the ALR Register are set to '1' to flag an out-of-range condition. If the *n*th analog input is out of the preset range, then bit ALR-*n* is set to '1'. The *n*th alarm bit does not necessarily correspond to input channel address *n*, however. For example, if [SA3:SA0] and [EA3:EA0] of the ADC Control Register are 0x04 and 0x07, respectively, then the channel address of the first analog input is [0x04] and the corresponding alarm bit is ALR-0. The address of the fourth input channel is [0x07] and its corresponding alarm bit is ALR-3. Only the first four analog inputs can be implemented with out-of-range detection. In this example, the addresses of the first four inputs implemented with out-of-range detection are [0x04], [0x05], [0x06], and [0x07], respectively. However, if [SA3:SA0] is equal to [0x00] and [EA3:EA0] is equal to [0x07], then the addresses of the first four are [0x00], [0x01], [0x02] and [0x03].

Figure 53. Analog Out-of-Range Alarm Logic

The value in the Threshold-Hi-*n* Register defines the upper bound threshold of the *n*th analog input, while the value in Threshold-Low-*n* defines the lower bound. These two bounds specify a window for the out-of-range detection. The out-of-range condition occurs when the input is set outside the window defined by these boundaries. To implement single upper-bound threshold detection, the host processor can set the upper bound to the desired value and the lower bound to zero. For lower-bound detection, the host can set the lower bound to the desired value and the upper bound to the full-scale input.

To deactivate the alarm function (ALR-*n* always '0'), set the threshold registers to their default values as specified in Table 2.

Note: The value of Threshold-Hi-*n* must not be less than the value of Threshold-Low-*n*; otherwise, ALR-*n* is always set to '1' and the alarm indicator is always active.

If any out-of-range alarm occurs, the Global Alarm pin (GALR, pin 1) goes logic low. This function provides an interrupt to the host so that it may query the ALR Register (alarm register) to determine which channels are out-of-range.

The general-purpose I/O pins, GPIO-0, GPIO-1, GPIO-2 and <u>GPIO-3</u>, are dual-purpose and can be configured as individual out-of-range alarm indicators denoted as ALR-0, ALR-1, ALR-2 and ALR-3 as discussed previously. Each ALR-*n* pin displays the logical complement of <u>of</u> each corresponding ALR-*n* bit. For example, when an alarm condition occurs, bit ALR-*n* is set to '1' and pin ALR-*n* goes logic low. For each GPIO-*n* pin configured as an alarm, its corresponding IOST-*n* bit in the GPIO Register displays the complement of bit ALR-*n*. For example, when bit ALR-*n* is set to '1', bit IOST-*n* is cleared to '0'. (Note that pins GPIO-4 and GPIO-5 are not dual-purpose, and are general digital I/O pins only.)

CLEARING ALARM INDICATORS

In summary, the alarm condition would have pin GALR (pin 1) and one or more pins ALR-*n* at logic low, one or more bits IOST-*n* cleared to '0', and one or more bits ALR-*n* set to '1'. All of these remain in alarm status until the alarm-causing conditions are removed and a new conversion is completed. When the ADC is operating in automode, the alarm indicators are displayed after the first 2µs pulse on pin DAV following detection of one or more of the first four input channels out-of-range. The selected group of input channels is converted repeatedly and the alarm indicators remain constant until the offending inputs are corrected or until the threshold window levels are adjusted. When the alarm-causing conditions are removed, the alarm indicators are cleared after the first 2µs pulse on DAV following removal.

When the ADC is operating in direct-mode, the alarm indicators are displayed after the first data valid signal (DAV, pin 2, at logic low) following an out-of-range condition. The alarm indicators remain constant until either the inputs are corrected or the threshold windows adjusted, and another convert command is issued and completed.

In either operating mode, the alarm indicators may be cleared if a new conversion command is issued identifying a subset of input channels not containing the channel or channels out of range.

The alarm indicators may also be cleared by a general hardware or software reset, or a power-on reset.

POWER-ON RESET AND POWER-SUPPLY SEQUENCE

After power-on or reset, all registers are reset to the default values (see Table 2). In order for the device to work properly, BV_{DD} must not be applied before DV_{DD} and AV_{DD} are applied, and DV_{DD} must not be applied before AVDD is applied. All three supplies must power up before the external reference voltage (if any) is applied. Additionally, because the DAC input shift register is not reset during a power-on reset (or during a hardware reset or software reset), the SS pin must not be unintentionally asserted during power-up of the device. It is recommended that the SS pin be connected to BV_{DD} through a pull-up resistor to avoid improper power-up.

Likewise, the state of the ELDAC pin must be maintained at ground potential during power-up. To ensure that the ESD protection circuitry of this device is not activated, all other digital pins must remain at ground potential until BV_{DD} is applied.

REGISTERS

This section describes each of the registers shown in the memory map of Table 2. The registers are named descriptively, according to their respective functions.

NOTE: After power-on or reset, all ADC channels, all DACs, and the precision current source are in a powereddown state. The user must write the Power-Down Register properly in order to activate the desired components. For details, see the Power-Down Register section.

AMC Status/Configuration Register (Read/Write; see Figure 50, DAV Pin and GALR Pin)

Bit 15		D 11 (0	D 11 1 0		D 11 4 0									-	Bit 0
MSB	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	LSB
Х	RSTC	DAVF	0	Х	Х	Х	Х	SREF	GREF	ECNVT	Х	Х	Х	Х	Х

X : Don't Care

- **RSTC** RESET Complete Bit. This bit is set to '1' on power-up or reset. This bit can be cleared by writing '0' to this location. The host cannot set this bit to '1'. This bit allows the host to determine if the part has been configured after power-up, or if a reset has occurred to the AMC7823 without knowledge of the host.
- **DAVF** ADC Data Available Flag. For direct-mode only. Always cleared (set to '0') in auto-mode (see ADC Control Register).

DAVF = 1: The ADC conversions are complete and new data are available.

DAVF = 0: The ADC conversion is in progress (data is not ready) or the ADC is in Auto-Mode.

In direct-mode, bit DAVF sets the pin \overline{DAV} . \overline{DAV} goes low when DAVF = 1, and goes high when DAVF = 0. In auto-mode, DAVF is always cleared to '0'. However, a 2µs pulse (active low) appears on the \overline{DAV} pin when the input with ending address [EA3:EA0] is converted. DAVF is cleared to '0' in one of three ways: (1) reading the ADC Data Register; (2) starting a new ADC conversion; or (3) writing '0' to this bit.

- Bit 12 Read-only. Always '0'.
- **SREF** Select Reference bit.

SREF = 0 (default condition): The internal reference is selected as the chip reference. It is connected to pin 21, EXT_REF_IN, by a $10k\Omega$ resistor.

SREF = 1: The internal reference is de-selected and disconnected from pin 21 (EXT_REF_IN). Pin 21 floats unless an external reference is applied. Always set SREF bit to '1' when an external reference is applied; otherwise, the external reference must sink or source current. The current value is the voltage difference between the external and internal reference divided by a $10k\Omega$ resistance.

SREF also provides information to the precision current source and is used to configure that source (see the Precision Current Source section for details). After power-on or reset, SREF is cleared to '0'.

GREF Gain of the internal reference voltage (V_{REF}). This bit selects one of two preset values for the internal reference voltage, but has no effect on the external reference. GREF also provides information to the precision current source and is used to configure that source (see the Precision Current Source section for details).

GREF = 0: The internal reference voltage is +1.25V.

GREF = 1: The internal reference voltage is +2.5V.

When an external reference is used and SREF is set to '1', GREF has no impact on the reference. However, if SREF is cleared to '0', a $10k\Omega$ resistor is connected between pin 21, EXT_REF_IN, and one of the two internal reference values dictated by the value of GREF. In this case, the external reference must be able to drive the $10k\Omega$ load. The full-scale range of the ADC input is equal to $2 \times V_{REF}$. To avoid ADC input saturation, GREF must be cleared to '0' when AV_{DD} is less than +5V and the internal reference is used. After power-on or reset, GREF is cleared to '0'. Table 9 specifies the ADC input range as a function of bits GREF and SREF.

BIT GREF	BIT SREF	REFERENCE	ADC INPUT RANGE
0	0	Internal reference, 1.25V	0 to 2.5V
1	0	Internal reference, 2.5V, AV _{DD} = 5V only	0 to 5V
Don't care	1	External reference V_{REF} . 2 × V_{REF} must not be greater than AV_{DD} . Set SREF = '1' when applying external reference.	0 to 2 × V_{REF}

ECNVT Enable CONVERT (external conversion trigger). This bit specifies the ADC trigger mode. When ECNVT = '1', CONVERT is enabled. The ADC is in external trigger mode. The low-to-high transition of the external trigger signal CONVERT triggers the ADC conversions. A write command to the ADC Control Register does not initiate conversion, but rather specifies the group of inputs to convert. After triggered by CONVERT, the AMC7823 sequentially accesses each analog input one time. The bits [SA3:SA0] of the ADC Control Register comprise the channel address of the first analog input accessed; [EA3:EA0] is the last analog input accessed. When the conversion finishes, the ADC is idle and waits for a new CONVERT or a new command. With an external trigger, the ADC always works in direct-mode (see the ADC Control Register section).

When ECNVT = '0', CONVERT is disabled. The internal ADC trigger is used. A write command to the ADC Control Register generates the internal trigger and initiates ADC conversion. With an internal trigger, the ADC can work in either direct-mode or auto-mode (see the ADC Operation and ADC Control Register sections). Table 10 summarizes the ADC conversion mode configuration.

After power-on or reset, DAVF, SREF, GREF, and ECNVT are cleared to '0'; RSTC is set to '1'.

ECNVT of AMC STATUS/ CONFIGURATION REGISTER	CMODE of ADC CONTROL REGISTER	ADC CONVERSION MODE
1	-	External Trigger, Direct-Mode
0	0	Internal Trigger, Direct-Mode
0	1	Internal Trigger, Auto-Mode

Table 10. ADC Conversion Mode Configuration

SLAS453F - APRIL 2005 - REVISED MARCH 2012

www.ti.com

DAC Configuration Register (Read/Write)

Bit 15 MSB	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 LSB
SLDA7	SLDA6	SLDA5	SLDA4	SLDA3	SLDA2	SLDA1	SLDA0	GDAC 7	GDAC 6	GDAC 5	GDAC 4	GDAC 3	GDAC 2	GDAC 1	GDAC 0

SLDA-*n* DAC Synchronous Load Enable bit.

SLDA-n = '1': Synchronous Load enabled. When the synchronous load DAC signal occurs, DAC-n Latch is loaded with the value of the corresponding DAC-n Data Register, and the output of DAC-n is updated immediately. This load signal can be the rising edge of the external signal ELDAC or the internal load signal ILDAC. Writing the data word 0xBB00 into the LOAD DAC Register generates ILDAC. A write command to the DAC-n Data Register updates that register only, and does not change the DAC-n output.

SLDA-n = '0': Asynchronous Load enabled. A write command to the DAC-n Data Register immediately updates DAC-n Latch and the output of DAC-n. The synchronous load DAC signal (ILDAC or ELDAC) does not affect DAC-n.

GDAC-*n* DAC-*n* Output Buffer Amplifier Gain bit.

GDAC-n = '1': The gain of the DAC-n output buffer amplifier is equal to 2.

GDAC-n = '0': The gain of the DAC-*n* output buffer amplifier is equal to 1.

The combination of the bit GDAC-*n* and the reference voltage (internal or external) sets the full-scale range of each DAC-*n*.

Table 11 describes the full-scale DAC output range as a function of bits SREF, GREF and GDAC-n.

				OUTPU	TRANGE
SREF	GREF	GDAC-n	REFERENCE	$AV_{DD} = 3V$	$AV_{DD} = 5V$
0	0	0	Internal 1.25V	0V to 1.25V	0V to 1.25V
0	0	1	Internal 1.25V	0V to 2.50V	0V to 2.50V
0	1	0	Internal 2.5V	0V to 2.50V	0V to 2.50V
0	1	1	Internal 2.5V	Saturated at 3V	0V to 5.00V
1	Don't care	0	External V _{REF}	0V to External V _{REF} , External V _{REF} ≤ AV _{DD}	0V to External V _{REF} , External V _{REF} ≤ AV _{DD}
1	Don't care	1	External V _{REF}	0V to External $V_{REF} \times 2$ 2 x External $V_{REF} \le AV_{DD}$	0V to External $V_{REF} \times 2$ 2 x External $V_{REF} \le AV_{DD}$

Table 11. Full-Scale DAC Output Range

When an external reference is applied, the full-scale output range of DAC-*n* is equal to V_{REF} for GDAC = '0', and equal to 2 x V_{REF} for GDAC-*n* = '1'.

To avoid saturation, the full-scale output range of DAC-n must not be greater than AV_{DD}. After power-on or reset, all bits are cleared to '0'.

Load DAC Register (Read/Write)

Bit 15 MSB	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 LSB
1	0	1	1	1	0	1	1	0	0	0	0	0	0	0	0

The data word 0xBB00 (shown above) written into the LOAD DAC Register generates ILDAC, the internal load DAC signal. ILDAC and the external ELDAC signal work in a similar manner. ILDAC shifts data from the DAC-*n* Data register to the DAC-*n* Latch and updates the output for all DAC-*n* with the corresponding SLDA-*n* bit set to '1'. Other codes written to this register do not generate ILDAC and have no impact on any DAC-*n*. The LOAD DAC Register is cleared after ILDAC is generated. The register is also cleared after power-on or reset.

SLAS453F - APRIL 2005 - REVISED MARCH 2012

ADC Control Register (Read/Write; see ADC Operation and AMC Status/Configuration Register)

This register specifies the ADC conversion mode and identifies the analog inputs to be converted. A write command to this register initiates conversion when the internal ADC trigger is selected (bit ECNVT = '0' in the AMC Status/Configuration Register). However, when the external trigger is selected (bit ECNVT = '1'), a write command to this register does not start the conversion, but it does identify the analog inputs to be converted. Internal trigger mode may employ either direct- or auto-mode conversion.

Bit 15 MSB	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 LSB
CMOD E	х	х	х	SA3	SA2	SA1	SA0	EA3	EA2	EA1	EA0	х	Х	х	х

X : Don't Care

CMODE ADC Conversion Mode bit. This bit selects between the two operating conversion modes (direct or auto) when the Internal trigger is active. This bit is always cleared to '0' (direct-mode) when an external trigger is active.

CMODE = '0': Direct-mode. The analog inputs from [SA3:SA0] to [EA3:EA0] are converted sequentially (see Table 12) one time, [SA3:SA0] first and [EA3;EA0] last. When one set of conversions is complete, the ADC is idle and waits for a new trigger. The external trigger is restricted to this mode of operation only.

CMODE = '1': Auto-mode. The analog inputs from [SA3:SA0] to [EA3:EA0] are converted sequentially (see Table 12) and repeatedly, [SA3:SA0] first and [EA3;EA0] last. When one set of conversions is complete, the ADC multiplexer returns to the starting address [SA3:SA0] and repeats the process. Repetitive conversions continue until auto-mode is halted by rewriting the ADC Control Register to direct-mode, or until the external trigger is enabled. Auto-mode works only for the internal trigger.

SA3–SA0 The channel address of the first analog input to be converted (see Table 12).

EA3–EA0 The channel address of the last analog input to be converted (see Table 12).

The number of channels selected for conversion may range from one to eight. Channels in the selected range [SA3:SA0] to [EA3:EA0] are addressed sequentially according to the map shown in Table 12. The starting address [SA3:SA0] must not be greater than the ending address [EA:3:EA0]. When the internal trigger is selected, the staring address must be '0000' (that is, CH-0); otherwise, the ADC conversion may not be correct. Table 13 shows the allowed range of analog input channels for each ADC conversion mode. After power-on or reset, the ADC Control Register is cleared (0x0000).

Channel CH8 is used for chip temperature measurement via the on-chip temperature sensor. It is not for external analog input (see the On-chip Temperature Sensor section for details).

SA3/EA3	SA2/EA2	SA1/EA1	SA0/EA0	ANALOG INPUT
0	0	0	0	CH0
0	0	0	1	CH1
0	0	1	0	CH2
0	0	1	1	CH3
0	1	0	0	CH4
0	1	0	1	CH5
0	1	1	0	CH6
0	1	1	1	CH7
1	0	0	0	CH8

Table 12. Analog Input Channel Address Map

SLAS453F - APRIL 2005-REVISED MARCH 2012

			, i	
ECNVT	CMODE	ADC MODE	STARTING CHANNEL [SA3:SA0]	ENDING CHANNEL [EA3:EA0]
1	0	External trigger, direct mode	Any one of CH0 to CH8	Any one from CH0 to CH8, but not less than [SA3:SA0]
0	0	Internal trigger, direct mode	CH0 only. SA3:SA0 = '0000'	Any one
0	1	Internal trigger, auto mode	CH0 only. SA3:SA0 = '0000'	Any one

Table 13. Analog Input Channel Range

ADC Data-*n* Registers (*n* = 0, 1, 2, 3, 4, 5, 6, 7, 8) (Read-Only)

Nine ADC Data registers are available. The ADC Data-*n* Registers store the conversion results of the corresponding analog channel-*n*. The ADC-8 Data Register is used for the on-chip temperature sensor. The other registers are for external analog inputs. All ADC Data-*n* registers are formatted in the manner shown here.

Bit 15 MSB B	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ICH3 IC	ICH2	ICH1	ICH0	ADC1	ADC1	ADC9	ADC8	ADC7	ADC6	ADC5	ADC4	ADC3	ADC2	ADC1	ADC0

ADC11–ADC0 Value of the conversion result. The data are updated when the conversion of the input [EA3:EA0] finishes; see the ADC Operation section for details.

ICH3–ICH0 Analog Input Channel number

After power-on or reset, all bits are cleared to '0'.

All ADC Data-*n* Registers are read-only. Writing to the ADC Data-*n* registers does not cause any change. Table 14 summarizes the ADC Data-*n* Registers.

			-	
ICH3	ICH2	ICH1	ICH0	ANALOG INPUT
0	0	0	0	CH0
0	0	0	1	CH1
0	0	1	0	CH2
0	0	1	1	CH3
0	1	0	0	CH4
0	1	0	1	CH5
0	1	1	0	CH6
0	1	1	1	CH7
1	0	0	0	CH8

Table 14. ADC Data-n Registers

DAC-n Data Registers (n = 0, 1, 2, 3, 4, 5, 6, 7) (see the DAC Operation section)

This register is the input Data Register for DAC-*n* that buffers the DAC-*n* Latch Register. The DAC-*n* output is updated only when Latch is loaded. Under an asynchronous load (bit SLDA-n = '0' in the DAC Configuration Register), the value of the DAC-*n* Data Register is transferred into the Latch immediately after Data Register is written. If a synchronous load is specified (SLDA-n = '1'), then the DAC-*n* Latch is loaded with the value of the DAC-*n* Data Register only after a synchronous load signal occurs. This signal can be either the internal ILDAC or the rising edge of an external ELDAC (see DAC Operation and DAC Configuration Register discussions).

Bit 15 MSB	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 LSB
Х	OCH2	OCH1	OCH0	DAC1 1	DAC1 0	DAC9	DAC8	DAC7	DAC6	DAC5	DAC4	DAC3	DAC2	DAC1	DAC0

X : Don't Care

DAC11–DAC0 In a write operation, these data bits are written into the DAC Data-*n* Register. However, in a read operation, the data bits are returned from the DAC-*n* Latch, not from the DAC-*n* Data Register.

OCH2–OCH0 DAC Address. Read-only. Writing these bits does not cause any change.

The registers are cleared to '0' after power-on or reset. Table 15 summarizes the DAC-*n* Data Registers.

OCH2	OCH1	OCH0	ANALOG OUTPUT
0	0	0	DAC0
0	0	1	DAC1
0	1	0	DAC2
0	1	1	DAC3
1	0	0	DAC4
1	0	1	DAC5
1	1	0	DAC6
1	1	1	DAC7

Table 15. DAC-n Data Registers

SLAS453F - APRIL 2005 - REVISED MARCH 2012

ALR Register (see Figure 53)

Bit 15 MSB	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 LSB
Х	Х	Х	Х	ALR-3	ALR-2	ALR-1	ALR-0	Х	Х	Х	Х	0	0	0	0

X : Don't Care

The first four analog inputs in the group defined by bits [SA3:SA0] and [EA3:EA0] in the ADC Control Register are implemented with out-of-range detection.

[Bit 3:Bit 0] Must be '0' to ensure correct operation of alarm detection.

ALR-*n* (**READ-ONLY**) *nth* analog input out-of-range status flag. These bits are read-only. Writing ALR-*n* bits has no effect.

ALR-n = '1' when the *nth* analog input is out-of-range.

ALR-n = 0 when the *nth* analog input is not out-of-range. ALR-n is always 0 when following conditions hold: the value of Threshold-Low-n Register is equal to 0, and the Threshold-Hi-n Register is equal to the full-scale value of the input.

NOTE: To avoid loss of alarm data during power-down of the ADC, change to direct conversion mode (see ADC Control Register) before power-down and do not issue a convert command while the ADC is powered down.

After power-on or reset, all bits in ALR Register are cleared to '0'. Reading the register does not clear any bits.

GPIO Register (Read/Write; see the Digital I/O section)

The AMC7823 has six general-purpose I/O (GPIO) pins to communicate with external devices. Pins GPIO-4 and GPIO-5 are dedicated to general bidirectional, digital I/O signals. The remaining pins (n = 0, 1, 2, 3) are dual-purpose and can be programmed as either GPIO pins or ALR (out-of-range) indicators. This register defines the status of all GPIO pins and the functions of pins GPIO-0, GPIO-1, GPIO-2 and GPIO-3. The register is formatted as shown here.

Bit 15 MSB	Rit 14	Bit 13	Bit 12	Rit 11	Bit 10	Rit 9	Bit 8	Bit 7	Bit 6	Bit 5	Rit 4	Bit 3	Bit 2	Rit 1	Bit 0		
1	1	1	1	IOMO D3	IOMO D2	IOMO D1	IOMO D0	1	1	IOST5	IOST4	IOST3	IOST2	IOST1	IOST0		
IOMO	D- <i>n</i>		Functi and F	on moo igure 52	le defin 2)	ition bi	t for pir	is GPIC)-0, GP	IO-1, G	PIO-2,	and Gl	PIO-3 (:	see Tal	ole 8		
IOMO	D- <i>n</i> = 0)	Analog analog ALR-r corres	Inalog input out-of-range detection mode. In this mode, $GPIO-n$ (n = 0, 1, 2, 3) work as Inalog input out-of-range indicators, denoted as output pins $ALR-n$. The status of each pin ILR- <i>n</i> is set by bit $ALR-n$ of the ALR Register. The $ALR-n$ pin is low when the Porresponding $ALR-n$ bit is '1', and is high-impedance when $ALR-n$ is '0'. SPIO mode. In this mode, pin $GPIO-n$ works as general digital I/O (bidirectional). When the pin is output, the status is determined by the corresponding bit $IOST-n$; it is high-													
ΙΟΜΟ	D- <i>n</i> = 1	1 GPIO mode. In this mode, pin GPIO- <i>n</i> works as general digital I/O (bidirectional). When the pin is output, the status is determined by the corresponding bit IOST- <i>n</i> ; it is high-impedance for IOST- $n = 1$, and logic low for IOST- $n = 0$. When the pin is input, reading this bit acquires the digital logic value present at the pin. GPIO data are preserved during all power-down conditions.															
IOST-	n		I/O STATUS bit of the GPIO- <i>n</i> pin. If the GPIO- <i>n</i> pin works as a general-purpose I/O, this bit indicates the actual logic value present at the pin when reading the bit. It also sets the state of the corresponding GPIO- <i>n</i> pin (high-impedance for IOST- $n = 1$, logic low for IOST- $n = 0$) when writing to the bit. An external pull-up resistor is required when using pin GPIO- <i>n</i> as an output.), this s the ng pin		
			If the compl does r config	GPIO- <i>n</i> ement not caus ured as	o pin wo of the c se any s out-of	orks as correspo change -range	an ana onding e. Note indicato	log inpu bit ALR that on ors.	ut out-o - <i>n</i> in th ly GPIC	f-range e ALR D-0, GP	indicat Registe IO-1, C	tor, ther er. Writi SPIO-2,	n bit IO ng the and Gl	ST- <i>n</i> is IOST- <i>n</i> PIO-3 c	a bit an be		

SLAS453F - APRIL 2005 - REVISED MARCH 2012

To avoid loss of alarm information in bits IOST-*n* during power-down of the ADC, change to direct conversion mode (see ADC Control Register) before power-down and do not issue a convert command while the ADC is powered down.

NOTE: When GPIO-*n* works as a general-purpose I/O pin, bit IOST-*n* does not change during the power-down procedure.

After power-on or reset, all bits in the GPIO Register are set to '1'. All GPIO pins are configured as general I/O pins and are in high-impedance state.

THRESHOLD REGISTERS

Threshold-Hi-*n* and Threshold-Low-*n* (n = 0, 1, 2, 3) define the upper bound and lower bound of the *nth* analog input range. (See Table 2.) This window determines whether the *nth* input is out-of-range. When the input is outside the window, the corresponding bit ALR-*n* in the ALR Register is set to '1'.

For normal operation, the value of Threshold-Hi-*n* must be greater than the value of Threshold-Low-*n*; otherwise, ALR-*n* is always set to '1' and an alarm is indicated.

Threshold-Hi-*n* Registers (*n* = 0, 1, 2, 3) (Read/Write)

Bit 15 MSB	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 LSB
0	0	0	0	THRH 11	THRH 10	THRH 9	THRH 8	THRH 7	THRH 6	THRH 5	THRH 4	THRH 3	THRH 2	THRH 1	THRH 0

Bits [15:12] (READ- '0' when read back. Writing these bits causes no change.

THRH11–THRH0 Data bits of the upper bound threshold of the *nth* analog input. All bits are set to '1' after power-on or reset.

Threshold-Low-*n* Registers (n = 0, 1, 2, 3) (Read/Write)

Bit 15 MSB	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 LSB
0	0	0	0	THRL1 1	THRL1 0	THRL9	THRL8	THRL7	THRL6	THRL5	THRL4	THRL3	THRL2	THRL1	THRL0

Bits [15:12] (READ- Always '0' when read back. Writing these bits causes no change.

ONLY)

ONLY)

THRL11–THRL0 Data bits of the lower bound threshold of the *nth* analog input. This register is cleared to '0' after power-on or reset.

RESET REGISTER (Read/Write)

The AMC7823 has a special RESET Register that performs the software equivalent function of the device RESET pin. To invoke a system reset, write the data word 0xBB3X to this register. Only the upper 12 bits are significant; the lowest four bits are *Don't Care*.

Bit 15 MSB	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 LSB
1	0	1	1	1	0	1	1	0	0	1	1	Х	Х	Х	Х

X : Don't Care

Any other value written to this register has no effect. After power-on or reset, this register is cleared to all zeros. Therefore, the value 0x0000 is always read back from this register.

SLAS453F – APRIL 2005 – REVISED MARCH 2012

POWER-DOWN REGISTER (Read/Write)

NOTE: After power-on or reset, all bits in the Power-Down Register are cleared to '0', and all the components controlled by this register are in the powered-down or *Off* state. To avoid loss of alarm data during power-down of the ADC, change the ADC conversion to direct mode (see ADC Control Register) before power-down and do not issue a convert command while the ADC is powered down. The Power-Down Register must be set properly before operating the ADC, DAC, precision current source, and reference of this device. It is recommended that the Power-Down Register be programmed after all other registers have been initialized.

The Power-Down Register allows the host to manage power dissipation of the AMC7823. When not required, the ADC, the precision current source, the reference buffer amplifier or any of the DACs may be put in power-down mode to reduce current drain from the supply. Bits in the Power-Down Register control this power-down function.

Bit 15 MSB	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 LSB
PAD C	PDAC7	PDAC 6	PDAC 5	PDAC4	PDAC 3	PDAC2	PDAC1	PDAC0	PTS	PREFB	Х	Х	Х	Х	Х
X : Do	n't Care														
PAD	С			ADC po	ower-do	own contr	ol bit.								
				PADC =	= '0': Tł	ne ADC is	s in pow	er-down	mode	e and AD	C cor	versio	on is h	alted.	
				PADC :	= '1': Tł	ne ADC is	s in norr	nal oper	ating	mode.					
PDA (n =)	C- <i>n</i> 0, 1, 2, 3	3, 4, 5,	6, 7)	DAC-n	output	buffer an	nplifier p	ower-do	wn co	ontrol bit.					
				PDAC- of DAC internal (See th	n = '0': - <i>n</i> is in 5kΩ re e DAC	DAC- <i>n</i> o ternally s esistor. E Operatio	utput bu witched ach DA(n sectio	ffer amp from the C output n for def	blifier i buffe buffe tails.)	s in powe er output r may be	er-dow to ana indep	n mo alog g endei	de. Th round ntly pc	ne out throu owered	put pin gh an d down.
ртс				Procisio	n = 1		$\Box = 1$.	-down c	ontrol	bit	eratin	y mot	Je.		
115						cision cu	rent sou			ar-down r	node	and th		ront o	utout is
				zero.	0. 110				i powe		noue				uipui is
				PTS = ' Current	1': Pre Sourc	cision cui e section	rrent sou for deta	urce is ir ails).	n norm	nal operat	ting m	ode (see th	e Pre	cision
PRE	FB			Referen conditio resistor configu Source	nce buf on of th strings ration i Config	fer amplifie e amplifie and to t nformatic uration ta	fier power fier that so he preci on to the able, Tal	er-down upplies a sion cur precisic ole 7).	contr a buffe rent s on cur	ol bit. Thi ered refer ource. Th rent sourc	s bit c rence his bit ce (se	contro voltaç also p e the	ls the ge to a provide Precis	powe all DAG es sion C	r-down C- <i>n</i> current
				PREFB inopera Precisio	= '0': F tive. Th on Curr	Reference ne precisi r <mark>ent Sour</mark> e	e buffer ion curre ce Confi	amplifie ent sourc guration	r is in ce ma table	power-do y be useo , Table 7	own m d only).	iode.⊿ ∕if GF	All DA REF =	Cs ar '0' (se	e ee the
				PREFB any DA GREF.	= '1': F C- <i>n</i> op	Reference eration. 7	e buffer The prec	amplifie ision cu	r is po rrent s	owered or source m	n. This ay be	s mod used	e is re with e	equired either	d for value of

SLAS453F - APRIL 2005 - REVISED MARCH 2012

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision E (January 2010) to Revision F	Page
•	Changed Level of Pin GALR and \overline{DAV} , $I_{OH} = 0.7mA$ parameter minimum and maximum specifications in +5V Electrical Characteristics table	4
•	Corrected typo in Digital Input/output, Except Pin \overline{GALR} and \overline{DAV} , V_{OL} Logic level ($BV_{DD} = 5V$) parameter test condition in +5V Electrical Characteristics table	4
•	Changed Digital Input/output, Except Pin \overline{GALR} and \overline{DAV} , V_{OL} Logic level ($BV_{DD} = 3V$) parameter symbol in +5V Electrical Characteristics table	4
C	hanges from Revision D (August 2008) to Revision E	Page
•	Deleted lead temperature (soldering) rows from Absolute Maximum Ratings table	2

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
AMC7823IRTAR	ACTIVE	WQFN	RTA	40	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AMC7823	Samples
AMC7823IRTAT	ACTIVE	WQFN	RTA	40	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AMC7823	Samples
AMC7823IRTATG4	ACTIVE	WQFN	RTA	40	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AMC7823	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal	
-----------------------------	--

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AMC7823IRTAR	WQFN	RTA	40	2000	330.0	16.4	6.3	6.3	1.5	12.0	16.0	Q2

PACKAGE MATERIALS INFORMATION

1-Sep-2021

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
AMC7823IRTAR	WQFN	RTA	40	2000	350.0	350.0	43.0

MECHANICAL DATA

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) Package configuration.
- A The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

RTA0040B

PACKAGE OUTLINE

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK- NO LEAD

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.

RTA0040B

EXAMPLE BOARD LAYOUT

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK- NO LEAD

NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

RTA0040B

EXAMPLE STENCIL DESIGN

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK- NO LEAD

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated