## February 8, 2023 IRS2113MPBF HIGH- AND LOW-SIDE DRIVER

#### Features

- Floating channel designed for bootstrap operation
- Fully operational to +600 V
- Tolerant to negative transient voltage dV/dt immune
- Gate drive supply range from 10 V to 20 V
- Undervoltage lockout for both channels
- 3.3 V input logic compatible
- Separate logic supply range from 3.3 V to 20 V
- Logic and power ground ±5 V offset
- CMOS Schmitt-triggered inputs with pull-down
- Cycle by cycle edge-triggered shutdown logic
- Matched propagation delay for both channels
- Output in phase with inputs
- Leadfree, RoHS Compliant

#### Description

The IRS2113MPBF is a high voltage, high speed power MOSFET and IGBT drivers with independent high and low side referenced output channels. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The logic input is compatible with standard CMOS or LSTTL output, down to 3.3 V logic. The output drivers feature a high pulse current buffer stage designed for minimum driver cross-conduction. Propagation delays are matched to simplify use in high frequency applications. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high side configuration which operates up to 600 V.


#### **Product Summary**

Topology	2 channels
VOFFSET	600 V max
Vout	10 V – 20 V
l₀₊ & l₀₋ (typical)	2.5 A / 2.5 A
ton & toff (typical)	130 ns & 120 ns
Delay Matching	20 ns max

### Package Option



(without 2 leads)



#### **Qualification Information<sup>†</sup>**

		Industrial <sup>††</sup> (per JEDEC JESD 47)			
Qualification Level		Comments: This IC has passed JEDEC's Industrial qualification. IR's Consumer qualification level is granted by extension of the higher Industrial level.			
Moisture Sensitivity L	evel	MLPQ4x4 14L	MSL2 <sup>†††</sup> (per IPC/JEDEC J-STD- 020)		
Machine Model		Class A (+/-200V) (per JEDEC standard JESD22-A115)			
ESD	Human Body Model	Class 1B (+/-1000V) (per EIA/JEDEC standard EIA/JESD22-A114)			
Charged Device Model		Class III (+/-1000V) (per JEDEC standard JESD22-C101)			
IC Latch-Up Test		Class II, Level A (per JESD78A)			
<b>RoHS Compliant</b>			Yes		

† Qualification standards can be found at International Rectifier's web site <u>http://www.irf.com/</u>

- ++ Higher qualification ratings may be available should the user have such requirements. Please contact your International Rectifier sales representative for further information.
- ††† Higher MSL ratings may be available for the specific package types listed here. Please contact your International Rectifier sales representative for further information.

### **Absolute Maximum Ratings**

Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

Symbol	Definition	Min.	Max.	Units
VB	High-side floating supply voltage	-0.3	625	
Vs	High-side floating supply offset voltage	V <sub>B</sub> - 20	V <sub>B</sub> + 0.3	
V <sub>HO</sub>	High-side floating output voltage	V <sub>S</sub> - 0.3	V <sub>B</sub> + 0.3	
Vcc	Low-side fixed supply voltage	-0.3	25	V
VLO	Low-side output voltage	-0.3	Vcc + 0.3	v
Vdd	Logic supply voltage	-0.3	Vss + 20 (†)	
V <sub>SS</sub>	Logic supply offset voltage	V <sub>CC</sub> - 20	$V_{CC} + 0.3$	
VIN	Logic input voltage (HIN, LIN & SD)	Vss -0.3	V <sub>DD</sub> + 0.3	
dVs/dt	Allowable offset supply voltage transient (Fig. 2)	—	50	V/ns
PD	Package power dissipation @ TA ≤ 25°C	—	2.08	W
Rth <sub>JA</sub>	Thermal resistance, junction to ambient	—	36	°C/W
TJ	Junction temperature	—	150	
Ts	Storage temperature	-55	150	°C
ΤL	Lead temperature (soldering, 10 seconds)	—	300	

† All supplies are fully tested at 25 V, and an internal 20 V clamp exists for each supply.

#### **Recommended Operating Conditions**

The input/output logic timing diagram is shown in Figure 1. For proper operation the device should be used within the recommended conditions. The  $V_S$  and  $V_{SS}$  offset rating are tested with all supplies biased at 15 V differential.

Symbol	Definition	Min.	Max.	Units
VB	High-side floating supply absolute voltage	Vs+10	Vs +20	
Vs	High-side floating supply offset voltage	†	600	
Vно	High-side floating output voltage	Vs	VB	
Vcc	Low-side fixed supply voltage	10	20	V
VLO	Low-side output voltage	0	Vcc	v
V <sub>DD</sub>	Logic supply voltage	V <sub>SS</sub> + 3	V <sub>SS</sub> + 20	
Vss	Logic ground offset voltage	-5 (††)	5	
VIN	Logic input voltage (HIN, LIN & SD)	Vss	V <sub>DD</sub>	
TA	Ambient temperature	-40	125	°C

† Logic operational for Vs of -4 V to +500 V. Logic state held for Vs of -4 V to - VBS. (Please refer to the Design Tip DT97 -3 for more details).

†† When  $V_{DD} < 5$  V, the minimum V<sub>SS</sub> offset is limited to  $-V_{DD}$ .

#### **Static Electrical Characteristics**

 $V_{BIAS}$  (V<sub>CC</sub>,  $V_{BS}$ ,  $V_{DD}$ ) = 15 V,  $T_A$  = 25°C and  $V_{SS}$  = COM unless otherwise specified. The  $V_{IL}$ ,  $V_{TH}$  and  $I_{IN}$  parameters are referenced to  $V_{SS}$  and are applicable to all three logic input leads: HIN, LIN and SD. The  $V_0$ , and  $I_0$  parameters are referenced to COM and are applicable to the respective output leads: HO or LO.


Symbol	Definition	Min	Тур	Мах	Units	Test Conditions
VIH	Logic "1" input voltage	9.5				
VIL	Logic "0" input voltage	—	_	6.0	v	
Vон	High level output voltage, V <sub>BIAS</sub> - V <sub>O</sub>	—	_	1.4	v	$I_{O} = 0 A$
Vol	Low level output voltage, Vo	—	_	0.15		$I_{O} = 20 \text{ mA}$
I <sub>LK</sub>	Offset supply leakage current	_		50		$V_{\rm B} = V_{\rm S} = 600$ V
I <sub>QBS</sub>	Quiescent V <sub>BS</sub> supply current	—	125	230		
lacc	Quiescent Vcc supply current	_	180	340	μA	$V_{IN} = 0 V \text{ or}$ $V_{DD}$
IQDD	Quiescent VDD supply current	_	15	30		VUU
I <sub>IN+</sub>	Logic "1" input bias current	—	20	40		$V_{\text{IN}} = V_{\text{DD}}$
l <sub>IN-</sub>	Logic "0" input bias current		—	5.0		$V_{IN} = 0 V$
$V_{\text{BSUV+}}$	V <sub>BS</sub> supply undervoltage positive going threshold	7.5	8.6	9.7		
VBSUV-	V <sub>BS</sub> supply undervoltage negative going threshold	7.0	8.2	9.4	v	
V <sub>CCUV+</sub>	V <sub>CC</sub> supply undervoltage positive going threshold	7.4	8.5	9.6	v	
Vccuv-	Vcc supply undervoltage negative going threshold	7.0	8.2	9.4		
I <sub>O+</sub>	Output high short circuit pulsed current	2.0	2.5		٨	$\label{eq:Vo} \begin{array}{l} V_{\text{O}} = 0 \ V, \\ V_{\text{IN}} = \ V_{\text{DD}} \\ PW \ \leq 10 \ us \end{array}$
lo-	Output low short circuit pulsed current	2.0	2.5		A	$\label{eq:Vo} \begin{array}{l} V_{O} = 15 \ V, \\ V_{IN} = 0 \ V \\ PW \ \leq 10 \ us \end{array}$

### **Dynamic Electrical Characteristics**


 $V_{BIAS}$  (V<sub>CC</sub>, V<sub>BS</sub>, V<sub>DD</sub>) = 15 V, C<sub>L</sub> = 1000 pF, T<sub>A</sub> = 25°C and V<sub>SS</sub> = COM unless otherwise specified. The dynamic electrical characteristics are measured using the test circuit shown in Fig. 3.

Symbol	Definition	Min	Тур	Max	Units	Test Conditions
ton	Turn-on propagation delay	—	130	200		$V_{S} = 0 V$
t <sub>off</sub>	Turn-off propagation delay	_	120	190		Vs = 600 V
t <sub>sd</sub>	Shutdown propagation delay	—	130	160	nc	$v_S = 600 v$
t r	Turn-on rise time	—	25	35	ns	
t <sub>f</sub>	Turn-off fall time	—	17	25		
MT	Delay matching, HS & LS turn on/off	—	_	20		

## Functional Block Diagram




## Input/Output Pin Equivalent Circuit Diagrams



## Lead Definitions

PIN	Symbol	Description
1	Vdd	Logic supply
2	HIN	Logic input for high-side gate driver output (HO), in phase
3	SD	Logic input for shutdown
4	LIN	Logic input for low-side gate driver output (LO), in phase
5	Vss	Logic ground
6	LO	Low-side gate drive output
7	COM	Low-side return
8	NC	No Connection
9	Vcc	Low-side supply
10	NC	No Connection (pin removed)
11	NC	No Connection
12	Vs	High-side floating supply return
13	VB	High-side floating supply
14	НО	High-side gate drive output
15	NC	No Connection (pin removed)
16	NC	No Connection

## Lead Assignments



Central exposed pad (17) is internally connected to ground. It is recommended to connect the central exposed pad to COM externally for better electrical performance.



### **Application Information and Additional Details**




Figure 1: Input/Output Timing Diagram





Figure 2: Floating Supply Voltage Transient Test Circuit



**Figure 3: Switching Time Test Circuit** 




Figure 4: Switching Time Waveform Definitions




Figure 5: Shutdown Waveform Definitions






Figure 6: Delay Matching Waveform Definitions

## **Parameter Temperature Trends**










Figure 7C. Turn-On Time vs. VDD Supply Voltage






Figure 8B. Turn-Off Time vs. Supply Voltage











Figure 8C. Turn-Off Time vs. Vod Supply Voltage

# International **ter** Rectifier










Figure 11A. Turn-Off Fall Time vs. Temperature

# International **ISPR** Rectifier











vs. Temperature


# International **ter** Rectifier



vs. Temperature

vs. Temperature








Figure 26B. Output Source Current vs. Voltage




Figure 27B. Output Sink Current vs. Voltage




Figure 26A. Output Source Current vs. Temperature






Figure 27A. Output Sink Current vs. Temperature





#### **IRS2113MPBF**

# International **TOR** Rectifier




www.irf.com





# International **tor** Rectifier


## Package Details: MLPQ 4x4 -16L



S Y M		VGGD-10					
B O L	M	ILLIMETE	RS				
Ľ	MIN	NOM	MAX	MIN	MAX		
Α	0.90	0.90	1.00	.032	.035	.039	
A1	0.00	0.02	0.05	.000	.0008	.0019	
A3		0.20 REF	-	.008 REF			
b	0.18	0.25	0.30	.007 .010 .01			
D2	1.78	1.88	1.98	.070	.074	.078	
D3		0.73 REF	-	.029 REF			
D4	1.40 REF			.055 REF			
D	4.00 BSC			.157 BSC			
E	4.00 BSC			157 BSC			
E4	1.40 REF			.055 REF			
E3		0.73 REF	-		.029 REF		
E2	1.78	1.88	1.98	.070	.074	.078	
L	0.30	0.40	0.50	0.012 .016 .0			
е		0.50 PITC	Н		20 PITCI	H	
N	16				16		
ND	4			4			
NE	4			4			
aaa	0.15				.0059		
bbb		0.10			.0039		
CCC		0.10			.0039		
ddd		0.05			.0019		




## Tape and Reel Details: MLPQ 4x4



CARRIER TAPE DIMENSION FOR MLPQ4X4V


	Me	tric	Imp	erial
Code	Min	Max	Min	Max
A	7.90	8.10	0.311	0.358
В	3.90	4.10	0.154	0.161
B C D E F	11.70	12.30	0.461	0.484
D	5.45	5.55	0.215	0.219
E	4.25	4.45	0.168	0.176
F	4.25	4.45	0.168	0.176
G	1.50	n/a	0.059	n/a
Н	1.50	1.60	0.059	0.063



REEL DIMENSIONS FOR MLPO4A4V	REEL	DIMENSIONS FOR I	MLPQ4X4V
------------------------------	------	------------------	----------

	Me	tric	Imp	erial
Code	Min	Max	Min	Max
A	329.60	330.25	12.976	13.001
В	20.95	21.45	0.824	0.844
С	12.80	13.20	0.503	0.519
B C D E F	1.95	2.45	0.767	0.096
E	98. <b>0</b> 0	102.00	3.858	4.015
	n/a	18.40	n/a	0.724
G	14.50	17.10	0.570	0.673
н	12.40	14.40	0.488	0.566

### **Part Marking Information:**



#### **Ordering Information**

	Standard Pack		Pack	
Base Part Number	Package Type	Form	Quantity	Complete Part Number
		Tube/Bulk	92	IRS2113MPBF
IRS2113	MLPQ 4x4-16L	Tape and Reel	3,000	IRS2113MTRPBF

The information provided in this document is believed to be accurate and reliable. However, International Rectifier assumes no responsibility for the consequences of the use of this information. International Rectifier assumes no responsibility for any infringement of patents or of other rights of third parties which may result from the use of this information. No license is granted by implication or otherwise under any patent or patent rights of International Rectifier. The specifications mentioned in this document are subject to change without notice. This document supersedes and replaces all information previously supplied.

For technical support, please contact IR's Technical Assistance Center http://www.irf.com/technical-info/

> WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245 Tel: (310) 252-7105

## Revision History

Date	Comment
09/24/09	Initial conversion from SO package style data sheet
03/24/2010	Included qual info page
08/08/2011	Update the package details
02/08/2012	Update pin assignment drawing
02/08/2023	Add note regarding the exposed pad