FAN1851A Ground Fault Interrupter

Features

- Improved performance over industry equivalents
	- Tight fault current range (Typ $\pm 100\mu$ A)
	- Temperature compensated fault current characteristics
	- No external trimming required
- Direct interface to SCR

FAIRCHIL

SEMICONDUCTOR®

- Supply voltage derived from AC line—26V shunt
- Adjustable sensitivity
- Grounded neutral fault detection
- Meets UL943 standards
- 450µA quiescent current
- Ideal for 120V or 220V systems
- Package options: 8L DIP and 8L SOIC

Description

The FAN1851A is a controller for AC outlet ground fault interrupters. These devices detect hazardous grounding conditions (example: a pool of water or an electrical equipment connected to opposite phases of the AC line) in consumer and industrial environments. The output of the IC triggers an external SCR, which in turn opens a relay circuit breaker to prevent a harmful or lethal shock.

Full advantage of the U.S. UL943 timing specification is taken to ensure maximum immunity to false triggering due to line noise. A special feature in the circuitry rapidly resets the integrating timing capacitor in the event that noise pulses introduce unwanted charging currents. Also, a flip-flop is included that ensures firing of even a slow circuit breaker relay on either of the two half-cycles of the line voltage when external full wave rectification is used.

The application circuit can be configured to detect both normal faults (hot wire to ground) and grounded neutral faults.

Block Diagram

Pin Assignments

Functional Description

The voltage at the supply pin is clamped to $+26V$ by the internal shunt regulator D3. This shunt regulator also generates an artificial ground voltage for the noninverting input of A1 (shown as $a +10V$ source). A1, Q1, and Q2 together act as a current mirror for fault current signals (which are derived from an external transformer). When a fault signal is present, the mirrored current charges the external timing capacitor until its voltage exceeds the latch trigger threshold (typically 17.5V). When this threshold is exceeded, the latch engages and Q3 turns off, allowing I2 to drive the SCR connected to the "SCR Trigger" pin.

Extra Circuitry in the feedback path of A1 works with the switched current source I_1 to remove any charge on C_T induced by noise in the transformer. If no fault current is present, then I1 discharges CT with a current equal to 3 ITH, where ITH is the value of current set by the external RSET resistor. If fault signals are present at the input of A1 (which is held at virtual ground, +10V), one of the two current mirrors in the feedback path of A1 (Q4 and Q5) will become active, depending on which half-cycle the fault occurs. This action will raise the voltage at VS, switching I1 to a value equal to ITH, and reducing the discharge rate of C_T to better allow fault currents to charge it.

Notice that ITH discharges CT during both half-cycles of the line, while IF only charges C_T during the half-cycle in which IF exits the "- Input" pin (since Q1 will only carry fault current in one direction). Thus, during one half-cycle, IF-ITH charges CT, while during the other half-cycle ITH discharges it.

Definition of Terms

Normal Fault:

An unintentional electrical path, RB, between the load terminal of the hot line and the ground, as shown by the dashed lines in Figure1.

Figure 1. Normal Fault

Grounded Neutral Fault:

An unintentional electrical path between the load terminal of the neutral line and the ground, as shown by the dashed lines in Figure 2.

Figure 2. Grounded Neutral Fault

Normal Fault Plus Grounded Neutral Fault:

The combination of the normal fault and the grounded neutral fault, as shown by the dashed lines in Figure 3.

Figure 3. Normal Fault Plus Grounded Neutral Fault

Absolute Maximum Ratings

Thermal Characteristics

DC Electrical Characteristics

 $(TA = +25\degree C, \text{ISHUNT} = 5 \text{ mA})$

Note:

1. This external applied current is in addition to the internal "output drive current" source.

AC Electrical Characteristics

 $(T_A = +25^{\circ}C, ISHUNT = 5 mA)$

Notes:

1. Average of ten trials.

2. Required UL System sensitivity tolerance is 4mA to 6mA.

Typical Performance Characteristics (TA = +25°C)

Figure 6. Output Drive Current vs. Output Voltage Figure 7. Pin 1 Saturation Voltage vs.

Figure 4. Average Trip Time vs. Fault Current Figure 5. Normal Fault Current Threshold vs. RSET

External Load Current, IL

Application Information

A typical ground fault interrupter circuit is shown in Figure 10. It is designed to operate on 120 VAC line voltage with 5mA normal fault sensitivity.

A full-wave rectifier bridge and a $15k\Omega/2W$ resistor are used to supply the DC power required by the IC. A 1 µF capacitor at the " $+Vs$ " pin is used to filter the ripple of the supply voltage and is also connected across the SCR to allow firing of the SCR on either half-cycle. When a fault causes the SCR to trigger, the circuit breaker is energized and line voltage is removed from the load.

At this time no fault current flows and the CT discharge current increases from ITH to 3ITH (see Block Diagram). This quickly resets both the timing capacitor and the output latch. The circuit breaker can be reset and the line voltage again supplied to the load, assuming the fault has been removed. A 1000:1 sense transformer is used to detect the normal fault. The fault current, which is basically the difference in current between the hot and neutral lines, is stepped down by 1000 and fed into the input pin of the operational amplifier through a 10µF capacitor. The 0.0033µF capacitor between the "- Input" pin and the "+ Input" pin and the 200pF capacitor between "+ Input" and "Ground" pins are added to obtain better noise immunity. The normal fault sensitivity is determined by the timing capacitor discharging current, ITH. ITH can be calculated by:

$$
I_{TH} = \frac{7V}{R_{SET}} \div 2
$$
 (1)

At the decision point, the average fault current just equals the threshold current, ITH.

$$
I_{TH} = \frac{I_F(rms)}{2} \times 0.91
$$
 (2)

Where I_F(rms) is the rms input fault current to the operational amplifier and the factor of 2 is due to the fact that IF charges the timing capacitor only during one half-cycle, while ITH discharges the capacitor continuously. The factor 0.91 converts the rms value to an average value. Combining equations (1) and (2) we have:

$$
R_{SET} = \frac{7V}{I_F(rms) \times 0.91}
$$
 (3)

For example, to obtain 5mA(rms) sensitivity for the circuit in Figure 7 we have:

$$
R_{SET} = \frac{7V}{\frac{5 \text{ mA} \times 0.91}{1000}} = 1.5 M\Omega
$$
 (4)

The correct value for RSET can also be determined from the characteristic curve that plots equation (3). Note that this is an approximate calculation; the exact value of RSET depends on the specific sense transformer used and FAN1851A tolerances. Inasmuch as UL943 specifies a sensitivity "window" of 4mA to 6mA, a provision should be made to adjust RSET with a potentiometer.

Independent of setting sensitivity, the desired integration time can be obtained through proper selection of the timing capacitor, CT. Due to the large number of variables involved, proper selection of CT is best done empirically. The following design example should only be used as a guideline.

Assume the goal is to meet UL943 timing requirements. Also assume that worst case timing occurs during GFI start-up (S1 closure) with both a heavy normal fault and a 2Ω grounded neutral fault present. This situation is shown in Figure 8.

Figure 8. Example

UL943 specifies \leq 25ms average trip time under these conditions. Calculation of CT based upon charging currents due to normal fault only is as follows:

- 1. Start with $a \leq 25$ ms specification. Subtract 3ms GFI turn-on time (15kΩ and 1μF). Subtract 8ms potential loss of one half-cycle due to fault current sense of half-cycles only.
- 2. Subtract 4ms time required to open a sluggish circuit breaker.
- 3. This gives a total ≤ 10 ms maximum integration time that could be allowed.
- 4. To generate 8ms value of integration time that accommodates component tolerances and other variables:

$$
C_T = \frac{I \times T}{V} \tag{5}
$$

where:

 $T =$ integration time

 $V =$ threshold voltage

 $I =$ average fault current into CT

therefore:

$$
C_{T} = \frac{\left[\left(\frac{120}{500} \right) \times \left(\frac{0.4}{1.6 + 0.4} \right) \times \left(\frac{1}{1000} \right) \times \left(\frac{1}{2} \right) \times (0.91) \right]}{17.5} \times 0.008
$$

C_T = 0.01 µF (7)

$$
T = 0.01 \, \mu F
$$

In practice, the actual value of C_T will have to be modified to include the effects of the neutral loop upon the net charging current. The effect of neutral loop induced currents is difficult to quantify, but typically they sum with normal fault currents, thus allowing a larger value of CT. For UL943 requirements, 0.015µF has been found to be the best compromise between timing and noise.

For those GFI standards not requiring grounded neutral detection, a still larger value capacity can be used and better noise immunity obtained. The larger capacitor can be accommodated because RN and RG are not present, allowing the full fault current, I, to enter the GFI.

In Figure 10, grounded neutral detection is accomplished by feeding the neutral coil with 120Hz energy continuously and allowing some of the energy to couple into the sense transformer during conditions of neutral fault.

Transformers may be obtained from Magnetic Metals, Inc., (http://www.magmet.com).

Application Circuits

*Adjust R_{SET} for desired sensitivity.

Figure 10. 120 Hz Neutral Transformer Application

Mechanical Dimensions

8-Lead Plastic DIP Package

Mechanical Dimensions (continued)

8-Lead Plastic SOIC Package

8 5 E $\begin{array}{ccc} & | & | \\ \mathsf{E} & \mathsf{H} \end{array}$

1 4

Ħ Ì

D A A1 $|-C - |$ $\boxed{\frown}$ ccc $\boxed{\text{C}}$ LEAD COPLANARITY SEATING \overline{e} $\left|\bullet\right|$ PLANE B

L h x 45° C α

Notes:

- 1. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- 2. "D" and "E" do not include mold flash. Mold flash or protrusions shall not exceed .010 inch (0.25mm).
- 3. "L" is the length of terminal for soldering to a substrate.
- 4. Terminal numbers are shown for reference only.
- 5. "C" dimension does not include solder finish thickness.
- 6. Symbol "N" is the maximum number of terminals.

Ordering Information

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com