

# Precision, Dual-Channel, JFET Input, Rail-to-Rail Instrumentation Amplifier

## <span id="page-0-0"></span>**FEATURES**

**Two channels in a small 4 mm × 4 mm LFCSP Custom LFCSP package with hidden paddle Permits routing and vias underneath package Allows full bias current performance Low input currents 10 pA maximum input bias current (B grade) 0.6 pA maximum input offset current (B grade) High CMRR 100 dB CMRR (minimum), G = 10 (B grade) 90 dB CMRR (minimum) to 10 kHz, G = 10 (B grade) Excellent ac specifications and low power 1.5 MHz bandwidth (G = 1) 14 nV/√Hz input noise (1 kHz) Slew rate: 2 V/µs 750 µA quiescent current per amplifier Versatility Rail-to-rail output Input voltage range to below negative supply rail 4 kV ESD protection 4.5 V to 36 V single supply ±2.25 V to ±18 V dual supply Gain set with single resistor (G = 1 to 1000)**

## <span id="page-0-1"></span>**APPLICATIONS**

**Medical instrumentation Precision data acquisition Transducer interfaces Differential drives for high resolution input ADCs Remote sensors**

## <span id="page-0-3"></span>**GENERAL DESCRIPTION**

Th[e AD8224](http://www.analog.com/AD8224?doc=AD8224.pdf) is the first single-supply, JFET input instrumentation amplifier available in the space-saving 16-lead, 4 mm  $\times$  4 mm LFCSP. It requires the same board area as a typical single instrumentation amplifier yet doubles the channel density and offers a lower cost per channel without compromising performance.

Designed to meet the needs of high performance, portable instrumentation, th[e AD8224](http://www.analog.com/AD8224?doc=AD8224.pdf) has a minimum common-mode rejection ratio (CMRR) of 86 dB at dc and a minimum CMRR of 80 dB at 10 kHz for  $G = 1$ . Maximum input bias current is 10 pA and typically remains below 300 pA over the entire industrial temperature range. Despite the JFET inputs, th[e AD8224](http://www.analog.com/AD8224?doc=AD8224.pdf) typically has a noise corner of only 10 Hz.

With the proliferation of mixed-signal processing, the number of power supplies required in each system has grown. Designed

**Rev. D [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=AD8224.pdf&product=AD8224&rev=D) Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.**

# Data Sheet **[AD8224](http://www.analog.com/AD8224?doc=AD8224.pdf)**

## <span id="page-0-2"></span>**FUNCTIONAL BLOCK DIAGRAM**



### **Table 1. In Amps and Difference Amplifiers by Category**



<sup>1</sup> Rail-to-rail output.

to alleviate this problem, th[e AD8224](http://www.analog.com/AD8224?doc=AD8224.pdf) can operate on a  $\pm$ 18 V dual supply, as well as on a single +5 V supply. The device's railto-rail output stage maximizes dynamic range on the low voltage supplies common in portable applications. Its ability to run on a single 5 V supply eliminates the need for higher voltage, dual supplies. The [AD8224](http://www.analog.com/AD8224?doc=AD8224.pdf) draws 750  $\mu$ A of quiescent current per amplifier, making it ideal for battery powered devices.

In addition, the [AD8224](http://www.analog.com/AD8224?doc=AD8224.pdf) can be configured as a single-channel, differential output, instrumentation amplifier. Differential outputs provide high noise immunity, which can be useful when the output signal must travel through a noisy environment, such as with remote sensors. The configuration can also be used to drive differential input ADCs. For a single-channel version, use the [AD8220.](http://www.analog.com/ad8220?doc=AD8224.pdf)

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2007–2016 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) [www.analog.com](http://www.analog.com/)** 

## TABLE OF CONTENTS



## <span id="page-1-0"></span>**REVISION HISTORY**

## **4/16—Rev. C to Rev. D**



### **12/13—Rev. B to Rev. C**



## **5/10—Rev. A to Rev. B**





Added Hidden Paddle Package Section and Exposed Paddle Package Section and Figure 58 ... 21 Updated Outline Dimensions ... 26 Changes to Ordering Guide .. 27

### **4/07—Rev. 0 to Rev. A**



**1/07—Revision 0: Initial Version**

## <span id="page-2-0"></span>SPECIFICATIONS

 $V_s$ + = +15 V, V<sub>s</sub>− = −15 V, V<sub>REF</sub> = 0 V, T<sub>A</sub> = 25°C, G = 1, R<sub>L</sub> = 2 kΩ<sup>1</sup>[, u](#page-3-0)nless otherwise noted. [Table 2](#page-2-1) displays the specifications for an individual instrumentation amplifier configured for a single-ended output or dual instrumentation amplifiers configured for differential outputs as shown in [Figure 64.](#page-24-3)



<span id="page-2-1"></span>Table 2. Individual Amplifier in Single-Ended C[on](#page-3-0)figuration or Dual Amplifiers in Differential Output Configuration $^2$ , V<sub>s</sub> = ±15 V

<span id="page-3-0"></span>

<sup>1</sup> When the output sinks more than 4 mA, use a 47 pF capacitor in parallel with the load to prevent ringing. Otherwise, use a larger load, such as 10 kΩ.

<sup>2</sup> Refers to the differential configuration shown i[n Figure 64.](#page-24-3) 

 $3$  Refer t[o Figure 15](#page-12-0) an[d Figure 16](#page-12-1) for the relationship between input current and temperature.

<sup>4</sup> Differential and common-mode input impedance can be calculated from the pin impedance: Z<sub>DIFF</sub> = 2(Z<sub>PIN</sub>); Z<sub>CM</sub> = Z<sub>PIN</sub>/2.<br><sup>5</sup> Th[e AD8224](http://www.analog.com/AD8224?doc=AD8224.pdf) can operate up to a diode drop below the negative supply; however, the bias c allowable voltage where the input bias current is within the specification.

<sup>6</sup> At this supply voltage, ensure that the input common-mode voltage is within the input voltage range specification.

7 Th[e AD8224](http://www.analog.com/AD8224?doc=AD8224.pdf) is characterized from −40°C to +125°C. See th[e Typical Performance Characteristics](#page-11-0) section for expected operation in this temperature range.

 $V_s$ + = +15 V,  $V_s$ – = −15 V,  $V_{REF}$  = 0 V, T<sub>A</sub> = 25°C, G = 1, R<sub>L</sub> = 2 k $\Omega$ <sup>1</sup>, unless otherwise noted. [Table 3](#page-4-0) displays the specifications for the dynamic performance of each individual instrumentation amplifier.



<span id="page-4-0"></span>

<sup>1</sup> When the output sinks more than 4 mA, use a 47 pF capacitor in parallel with the load to prevent ringing. Otherwise, use a larger load, such as 10 kΩ.

 $V_s$ + = +15 V,  $V_s$ – = −15 V,  $V_{REF}$  = 0 V, T<sub>A</sub> = 25°C, G = 1, R<sub>L</sub> = 2 k $\Omega$ <sup>1</sup>, unless otherwise noted. [Table 4](#page-4-1) displays the specifications for the dynamic performance of both amplifiers when used in the differential output configuration shown in [Figure 64.](#page-24-3) 

<span id="page-4-1"></span>



<sup>1</sup> When the output sinks more than 4 mA, use a 47 pF capacitor in parallel with the load to prevent ringing. Otherwise, use a larger load, such as 10 kΩ. <sup>2</sup> Refers to the differential configuration shown i[n Figure 64.](#page-24-3) 

 $V_s$  + = 5 V,  $V_s$  − = 0 V,  $V_{REF}$  = 2.5 V, T<sub>A</sub> = 25°C, G = 1, R<sub>L</sub> = 2 kΩ<sup>1</sup>[, un](#page-6-0)less otherwise noted. [Table 5 d](#page-5-0)isplays the specifications for an individual instrumentation amplifier configured for a single-ended output or dual instrumentation amplifiers configured for differential outputs as shown in [Figure 64.](#page-24-3)

<span id="page-5-0"></span>



<span id="page-6-0"></span>

<sup>1</sup> When the output sinks more than 4 mA, use a 47 pF capacitor in parallel with the load to prevent ringing. Otherwise, use a larger load, such as 10 kΩ.

<sup>2</sup> Refers to the differential configuration shown i[n Figure 64.](#page-24-3) 

<sup>3</sup> Refer t[o Figure 15](#page-12-0) an[d Figure 16](#page-12-1) for the relationship between input current and temperature.

<sup>4</sup> Differential and common-mode impedance can be calculated from the pin impedance: Z<sub>DIFF</sub> = 2(Z<sub>PIN</sub>); Z<sub>CM</sub> = Z<sub>PIN</sub>/2.<br><sup>5</sup> Th[e AD8224](http://www.analog.com/AD8224?doc=AD8224.pdf) can operate up to a diode drop below the negative supply, but the bias current incr

allowable voltage where the input bias current is within the specification.<br><sup>6</sup> Th[e AD8224](http://www.analog.com/AD8224?doc=AD8224.pdf) is characterized from –40°C to +125°C. See th[e Typical Performance Characteristics](#page-11-0) section for expected operation in that temperatu

 $V_s$  + = 5 V,  $V_{s}$  – = 0 V,  $V_{REF}$  = 2.5 V, T<sub>A</sub> = 25°C, G = 1, R<sub>L</sub> = 2 k $\Omega$ <sup>1</sup>, unless otherwise noted. [Table 6 d](#page-7-0)isplays the specifications for the dynamic performance of each individual instrumentation amplifier.



<span id="page-7-0"></span>

<sup>1</sup> When the output sinks more than 4 mA, use a 47 pF capacitor in parallel with the load to prevent ringing. Otherwise, use a larger load, such as 10 kΩ.

 $V_s$  + = 5 V,  $V_s$  = = 0 V,  $V_{REF}$  = 2.5 V, T<sub>A</sub> = 25°C, G = 1, R<sub>L</sub> = 2 k $\Omega$ <sup>1</sup> unless otherwise noted. [Table 7 d](#page-7-1)isplays the specifications for the dynamic performance of both amplifiers when used in the differential output configuration shown in [Figure 64.](#page-24-3) 



## <span id="page-7-1"></span>**Table 7. Dynamic Performance of Both Amplifiers—Differential Output Configuration<sup>2</sup> , VS = +5 V**

<sup>1</sup> When the output sinks more than 4 mA, use a 47 pF capacitor in parallel with the load to prevent ringing. Otherwise, use a larger load, such as 10 kΩ.

<sup>2</sup> Refers to the differential configuration shown in Figure 64.

## <span id="page-8-0"></span>ABSOLUTE MAXIMUM RATINGS

### **Table 8.**



<sup>1</sup> Assumes the load is referenced to midsupply.

<sup>2</sup> Temperature for specified performance is –40°C to +85°C. For performance to 125°C, see th[e Typical Performance Characteristics](#page-11-0) section.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## <span id="page-8-1"></span>**THERMAL RESISTANCE**

### <span id="page-8-4"></span>**Table 9.**



### <span id="page-8-5"></span>**Table 10.**



The  $\theta_{IA}$  values in [Table 9](#page-8-4) an[d Table 10](#page-8-5) assume a 4-layer JEDEC standard board. If the thermal pad is soldered to the board, it is also assumed it is connected to a plane.  $\theta_{\text{IC}}$  at the exposed pad is 4.4°C/W.

### **Maximum Power Dissipation**

The maximum safe power dissipation for the [AD8224](http://www.analog.com/AD8224?doc=AD8224.pdf) is limited by the associated rise in junction temperature  $(T_J)$  on the die. At approximately 130°C, which is the glass transition temperature, the plastic changes its properties. Even temporarily exceeding this temperature limit may change the stresses that the package exerts on the die, permanently shifting the parametric performance of the amplifiers. Exceeding a temperature of 130°C for an extended period can result in a loss of functionality[. Figure 2](#page-8-3)  shows the maximum safe power dissipation in the package vs. the ambient temperature for the LFCSP on a 4-layer JEDEC standard board.



<span id="page-8-3"></span>Figure 2. Maximum Power Dissipation vs. Ambient Temperature

### <span id="page-8-2"></span>**ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## <span id="page-9-0"></span>PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 3. 16-Lead LFCSP Pin Configuration with Hidden Paddle

## **Table 11. Pin Function Descriptions**





Figure 4. 16-Lead LFCSP Pin Configuration with Exposed Pad

06286-104





## <span id="page-11-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS

25°C,  $V_s = \pm 15$  V, R<sub>L</sub> =10 kΩ, unless otherwise noted.



Figure 5. Typical Distribution of CMRR ( $G = 1$ )



Figure 6. Typical Distribution of Input Offset Voltage



Figure 7. Typical Distribution of Output Offset Voltage



Figure 8. Voltage Spectral Density vs. Frequency



Figure 9.0.1 Hz to 10 Hz RTI Voltage Noise ( $G = 1$ )



Figure 10.0.1 Hz to 10 Hz RTI Voltage Noise ( $G = 1000$ )

## **4.5 4.0 3.5 3.0** DELTA V<sub>OSI</sub> (µV) **DELTA VOSI (µV) 2.5 2.0 1.5 1.0 0.5 0**<br>0.1 1000 $\frac{\infty}{5}$ **0.1 1 10 100 1000 TIME (s)**

Figure 11. Change in Input Offset Voltage vs. Warmup Time



Figure 13. Negative PSRR vs. Frequency, RTI



Figure 14. Input Bias Current and Input Offset Current vs. Common-Mode Voltage



<span id="page-12-0"></span>Figure 15. Input Bias Current and Offset Current vs. Temperature,  $V_S = \pm 15$  V,  $V_{REF} = 0$  V



<span id="page-12-1"></span>Figure 16. Input Bias Current and Offset Current vs. Temperature,  $V_S = 5 V$ ,  $V_{REF} = 2.5 V$ 



<span id="page-14-1"></span><span id="page-14-0"></span>



Figure 29. Input Voltage Limit vs. Supply Voltage,  $G = 1$ ,  $V_{REF} = 0$  V



Figure 30. Output Voltage Swing vs. Dual Supply Voltage,  $R_{LOAD} = 2 k\Omega$ ,  $G = 10$ ,  $V_{REF} = 0 V$ 



 $R_{LOAD} = 10 \text{ k}\Omega$ , G = 10, V<sub>REF</sub> = 0 V



Figure 32. Output Voltage Swing vs. Load Resistance,  $V_s = \pm 15$  V,  $V_{REF} = 0$  V



Figure 33. Output Voltage Swing vs. Load Resistance,  $V_s = 5 V$ ,  $V_{RF} = 2.5 V$ 



Figure 34. Output Voltage Swing vs. Output Current,  $V_s = \pm 15$  V, V<sub>REF</sub> = 0 V



Figure 35. Output Voltage Swing vs. Output Current,  $V_s = 5$  V, V<sub>REF</sub> = 2.5 V



Figure 36. Small Signal Pulse Response for Various Capacitive Loads,  $V_s = \pm 15$  V,  $V_{REF} = 0$  V



Figure 37. Small Signal Pulse Response for Various Capacitive Loads,  $V_S = 5 V$ ,  $V_{REF} = 2.5 V$ 





Figure 38. Output Voltage Swing vs. Large Signal Frequency Response



Figure 39. Large Signal Pulse Response and Settle Time,  $G = 1$ ,  $R_{LOAD} = 10 \text{ k}\Omega$ ,  $V_S = \pm 15 \text{ V}$ ,  $V_{REF} = 0 \text{ V}$ 



Figure 40. Large Signal Pulse Response and Settle Time,  $G = 10$ ,  $R_{LOAD}$  = 10 kΩ,  $V_S$  = ±15 V,  $V_{REF}$  = 0 V

06286-041

06286-038















Figure 44. Small Signal Pulse Response,  $G = 10$ ,  $R_{IOMD} = 2 k\Omega$ ,  $C_{IOMD} = 100$  pF,  $V_S = \pm 15$  V,  $V_{RFF} = 0$  V



Figure 45. Small Signal Pulse Response,  $G = 100$ ,  $R_{LOAD} = 2$  kΩ,  $C_{LOAD} = 100$  pF,  $V_S = ±15$  V,  $V_{REF} = 0$  V



















Figure 50. Small Signal Pulse Response, G = 1000,  $R_{LOAD} = 2 k\Omega$ ,  $C_{LOAD} = 100$  pF,  $V_S = 5$  V,  $V_{BFE} = 2.5$  V



Figure 51. Settling Time vs. Output Voltage Step Size,  $(G = 1) \pm 15$  V,  $V_{REF} = 0$  V







Figure 54. Differential Output Configuration: Gain vs. Frequency



Common-Mode Output (CMR<sub>OUT</sub>) vs. Frequency

<span id="page-20-0"></span>

<span id="page-20-2"></span>Th[e AD8224 i](http://www.analog.com/AD8224?doc=AD8224.pdf)s a JFET input, monolithic instrumentation amplifier based on the classic three op amp topology (se[e Figure 56\)](#page-20-2). Input Transistor J1 and Input Transistor J2 are biased at a fixed current so that any input signal forces the output voltages of A1 and A2 to change accordingly. The input signal creates a current through R<sup>G</sup> that flows in R1 and R2 such that the outputs of A1 and A2 provide the correct, gained signal. Topologically, J1, A1, and R1 and J2, A2, and R2 can be viewed as precision current feedback amplifiers. The common-mode voltage and amplified differential signal from A1 and A2 are applied to a difference amplifier that rejects the common-mode voltage but amplifies the differential signal. The difference amplifier employs 20 kΩ laser trimmed resistors that result in an in-amp with a gain error of less than 0.04%. New trim techniques were developed to ensure that the CMRR exceeds 86 dB  $(G = 1)$ .

Using JFET transistors, the [AD8224 o](http://www.analog.com/AD8224?doc=AD8224.pdf)ffers an extremely high input impedance, extremely low bias currents of 10 pA maximum, low offset current of 0.6 pA maximum, and no input bias current noise. In addition, input offset is less than 175 μV and drift is less than 5  $\mu$ V/°C. Ease of use and robustness were considered. A common problem for instrumentation amplifiers is that at high gains, when the input is overdriven, an excessive milliampere input bias current can result, and the output can undergo phase reversal.

Overdriving the input at high gains refers to when the input signal is within the supply voltages but the amplifier cannot output the gained signal. For example, at a gain of 100, driving the amplifier with  $10$  V on  $\pm 15$  V constitutes overdriving the inputs because the amplifier cannot output 100 V.

The [AD8224 h](http://www.analog.com/AD8224?doc=AD8224.pdf)as none of these problems; its input bias current is limited to less than 10 μA, and the output does not phase reverse under overdrive fault conditions.

Th[e AD8224 h](http://www.analog.com/AD8224?doc=AD8224.pdf)as extremely low load induced nonlinearity. All amplifiers that comprise th[e AD8224 h](http://www.analog.com/AD8224?doc=AD8224.pdf)ave rail-to-rail output capability for enhanced dynamic range. The input of th[e AD8224](http://www.analog.com/AD8224?doc=AD8224.pdf) can amplify signals with wide common-mode voltages even slightly lower than the negative supply rail. Th[e AD8224 o](http://www.analog.com/AD8224?doc=AD8224.pdf)perates over a wide supply voltage range. It can operate from either a single +4.5 V to +36 V supply or a dual  $\pm$ 2.25 V to  $\pm$ 18 V. The transfer function of th[e AD8224](http://www.analog.com/AD8224?doc=AD8224.pdf) is

$$
G = 1 + \frac{49.4 \text{ k}\Omega}{R_G}
$$

Users can easily and accurately set the gain using a single, standard resistor. Because the input amplifiers employ a current feedback architecture, th[e AD8224](http://www.analog.com/AD8224?doc=AD8224.pdf) gain bandwidth product increases with gain, resulting in a system that does not experience as much bandwidth loss as voltage feedback architectures at higher gains.

## <span id="page-20-1"></span>**GAIN SELECTION**

Placing a resistor across the RG terminals sets the gain of the [AD8224.](http://www.analog.com/AD8224?doc=AD8224.pdf) This is calculated by referring t[o Table 13](#page-21-2) or by using the following gain equation

$$
R_G = \frac{49.4 \text{ k}\Omega}{G - 1}
$$



<span id="page-21-2"></span>**Table 13. Gains Achieved Using 1% Resistors** 

The  $AD8224$  defaults to  $G = 1$  when no gain resistor is used. The tolerance and gain drift of the R<sub>G</sub> resistor should be added to the [AD8224 s](http://www.analog.com/AD8224?doc=AD8224.pdf)pecifications to determine the total gain accuracy of the system. When the gain resistor is not used, gain error and gain drift are kept to a minimum.

## <span id="page-21-0"></span>**REFERENCE TERMINAL**

The output voltage of th[e AD8224](http://www.analog.com/AD8224?doc=AD8224.pdf) is developed with respect to the potential on the reference terminal. This is useful when the output signal needs to be offset to a precise midsupply level. For example, a voltage source can be tied to the REF1 pin or the REF2 pin to level-shift the output so that th[e AD8224 c](http://www.analog.com/AD8224?doc=AD8224.pdf)an drive a single-supply ADC. Pin REFx is protected with ESD diodes and should not exceed either  $+V_s$  or  $-V_s$  by more than 0.5 V.

For best performance, source impedance to the REF terminal should be kept below 1  $\Omega$ . As shown i[n Figure 56,](#page-20-2) the reference terminal, REF, is at one end of a 20 kΩ resistor. Additional impedance at the REF terminal adds to this 20 k $\Omega$  resistor and results in amplification of the signal connected to the positive input. The amplification from the additional  $R_{REF}$  can be computed by

$$
\frac{2\left(20\text{ k}\Omega + R_{REF}\right)}{40\text{ k}\Omega + R_{REF}}
$$

Only the positive signal path is amplified; the negative path is unaffected. This uneven amplification degrades the CMRR of the amplifier.



*Figure 57. Driving the Reference Pin* 

## <span id="page-21-1"></span>**LAYOUT**

The [AD8224 i](http://www.analog.com/AD8224?doc=AD8224.pdf)s a high precision device. To ensure optimum performance at the PCB level, care must be taken in the design of the board layout. The [AD8224 p](http://www.analog.com/AD8224?doc=AD8224.pdf)inout is arranged in a logical manner to aid in this task.

## **Package Considerations**

The [AD8224 i](http://www.analog.com/AD8224?doc=AD8224.pdf)s available in two version s of the 16-lead, 4 mm  $\times$ 4 mm LFCSP package: with or without an exposed pad. Blindly copying the footprint from another  $4 \text{ mm} \times 4 \text{ mm}$  LFCSP part is not recommended because it may not have the same thermal pad size and leads. Refer to the [Outline Dimensions](#page-26-0) section to verify that the PCB symbol has the correct dimensions.

## **Hidden Paddle Package**

The [AD8224 i](http://www.analog.com/AD8224?doc=AD8224.pdf)s available in an LFCSP package with a hidden paddle. It is the preferred package for th[e AD8224.](http://www.analog.com/AD8224?doc=AD8224.pdf) Unlike chip scale packages where the pad limits routing capability, this package allows routes and vias directly underneath the chip, so that the full space savings of the small LFCSP can be realized. Although the package has no metal in the center of the part, the manufacturing process does leave a very small section of exposed metal at each of the package corners, shown in [Figure 58 a](#page-21-3)s well a[s Figure 69 i](#page-26-1)n th[e Outline Dimensions](#page-26-0)  section. This metal is connected to  $+V_s$  through the part. Because of a possibility of a short, vias should not be placed underneath these exposed metal tabs.



## <span id="page-21-3"></span>**Exposed Pad Package**

The  $AD8224$  4 mm  $\times$  4 mm LFCSP is also available with an exposed thermal pad package version. This pad is connected internally to  $+V_s$ . The pad can either be left unconnected or connected to the positive supply rail. Space between the leads and thermal pad should be kept as wide as possible for the best bias current performance. To maintain the [AD8224 u](http://www.analog.com/AD8224?doc=AD8224.pdf)ltralow bias current performance, the thermal pad area can be reduced to extend the gap between the leads and the pad. The exposed pad package also has exposed lead frame tabs at the corners of the package, similar to those of the hidden paddle package, which are internally connected to  $+V_s$ . Do not place vias underneath these metal tabs.

To preserve maximum pin compatibility with other dual instrumentation amplifiers, such as the [AD8222,](http://www.analog.com/AD8222?doc=AD8224.pdf) leave the pad unconnected. This can be done by not soldering the paddle at all or by soldering the part to a landing that is a not connected to any other net. For high vibration applications, a landing is recommended.

Because the [AD8224](http://www.analog.com/AD8224?doc=AD8224.pdf) dissipates little power, heat dissipation is rarely an issue. If improved heat dissipation is desired (for example, when driving heavy loads), connect the exposed pad to the positive supply rail. For the best heat dissipation performance, the positive supply rail should be a plane in the board. See the [Thermal Resistance](#page-8-1) section for more information.

## **Common-Mode Rejection over Frequency**

The [AD8224](http://www.analog.com/AD8224?doc=AD8224.pdf) has a higher CMRR over frequency than typical in-amps, which gives it greater immunity to disturbances, such as line noise and its associated harmonics. A well-implemented layout is required to maintain this high performance. Input source impedances should be matched closely. Source resistance should be placed close to the inputs so that it interacts with as little parasitic capacitance as possible.

Parasitics at the  $R_{Gx}$  pins can also affect CMRR over frequency. The PCB should be laid out so that the parasitic capacitances at each pin match. Traces from the gain setting resistor to the  $R_{Gx}$ pins should be kept short to minimize parasitic inductance.

## **Reference**

Errors introduced at the reference terminal feed directly to the output. Take care to tie the REFx pins to the appropriate local ground.

## **Power Supplies**

A stable dc voltage should be used to power the instrumentation amplifier. Noise on the supply pins can adversely affect performance.

The [AD8224](http://www.analog.com/AD8224?doc=AD8224.pdf) has two positive supply pins (Pin 5 and Pin 16) and two negative supply pins (Pin 8 and Pin 13). While the part functions with only one pin from each supply pair connected, both pins should be connected for specified performance and optimum reliability.

Th[e AD8224](http://www.analog.com/AD8224?doc=AD8224.pdf) should be decoupled with 0.1 µF bypass capacitors, one for each supply. Place the positive supply decoupling capacitor near Pin 16, and the negative supply decoupling capacitor near Pin 8. Each supply should also be decoupled with a 10 µF tantalum capacitor. The tantalum capacitor can be placed further away from the [AD8224](http://www.analog.com/AD8224?doc=AD8224.pdf) and can generally be shared by other precision integrated circuits[. Figure 59](#page-22-3) shows an example layout.



Figure 59. Example Layout

## <span id="page-22-3"></span><span id="page-22-0"></span>**SOLDER WASH**

The solder process can leave flux and other contaminants on the board. When these contaminants are between th[e AD8224](http://www.analog.com/AD8224?doc=AD8224.pdf) leads and thermal pad, they can create leakage paths that are larger than th[e AD8224](http://www.analog.com/AD8224?doc=AD8224.pdf) bias currents. A thorough washing process removes these contaminants and restores the device's excellent bias current performance.

## <span id="page-22-1"></span>**INPUT BIAS CURRENT RETURN PATH**

The input bias current of th[e AD8224](http://www.analog.com/AD8224?doc=AD8224.pdf) must have a return path to common. When the source, such as a transformer, cannot provide a return current path, one should be created, as shown in [Figure 60.](#page-23-2) 

## <span id="page-22-2"></span>**INPUT PROTECTION**

All terminals of th[e AD8224](http://www.analog.com/AD8224?doc=AD8224.pdf) are protected against ESD. ESD protection is guaranteed to 4 kV (human body model). In addition, the input structure allows for dc overload conditions a diode drop above the positive supply and a diode drop below the negative supply. Voltages beyond a diode drop of the supplies cause the ESD diodes to conduct and enable current to flow through the diode. Therefore, an external resistor should be used in series with each of the inputs to limit current for voltages beyond the supplies. In either scenario, th[e AD8224](http://www.analog.com/AD8224?doc=AD8224.pdf) safely handles a continuous 6 mA current at room temperature.

For applications where th[e AD8224](http://www.analog.com/AD8224?doc=AD8224.pdf) encounters extreme overload voltages, as in cardiac defibrillators, external series resistors and low leakage diode clamps, such as BAV199Ls, FJH1100s, or SP720s, should be used.



## <span id="page-23-2"></span><span id="page-23-0"></span>**RF INTERFERENCE**

RF rectification is often a problem in applications where there are large RF signals. The problem appears as a small dc offset voltage. The  $AD8224$  by its nature has a 5 pF gate capacitance  $(C_G)$  at its inputs. Matched series resistors form a natural low-pass filter that reduces rectification at high frequency (se[e Figure 61\)](#page-23-3).



<span id="page-23-3"></span>Figure 61. RFI Filtering Without External Capacitors

The relationship between external, matched series resistors and the internal gate capacitance is expressed as

$$
FilterFreq_{DIFF} = \frac{1}{2\pi RC_G}
$$

$$
FilterFreq_{CM} = \frac{1}{2\pi RC_G}
$$

To eliminate high frequency common-mode signals while using smaller source resistors, a low-pass RC network can be placed at the input of the instrumentation amplifier (se[e Figure 62\)](#page-23-4). The filter limits the input signal bandwidth according to the following relationship:

$$
FilterFreq_{DIFF} = \frac{1}{2\pi R(2\ Cb + Cc + C_G)}
$$

$$
FilterFreq_{CM} = \frac{1}{2\pi R(Cc + C_G)}
$$

Mismatched C<sub>C</sub> capacitors result in mismatched low-pass filters. The imbalance causes the [AD8224 t](http://www.analog.com/AD8224?doc=AD8224.pdf)o treat what would have been a common-mode signal as a differential signal. To reduce the effect of mismatched external C<sub>c</sub> capacitors, select a value of  $C_D$  greater than 10 times  $C_C$ . This sets the differential filter frequency lower than the common-mode frequency.



## <span id="page-23-4"></span><span id="page-23-1"></span>**COMMON-MODE INPUT VOLTAGE RANGE**

The 3-op amp architecture of the [AD8224 a](http://www.analog.com/AD8224?doc=AD8224.pdf)pplies gain and then removes the common-mode voltage. Therefore, internal nodes in the [AD8224](http://www.analog.com/AD8224?doc=AD8224.pdf) experience a combination of both the gained signal and the common-mode signal. This combined signal can be limited by the voltage supplies even when the individual input and output signals are not[. Figure 25 t](#page-14-0)hroug[h Figure 28 s](#page-14-1)how the allowable common-mode input voltage ranges for various output voltages, supply voltages, and gains.

## <span id="page-24-0"></span>APPLICATIONS INFORMATION

## <span id="page-24-1"></span>**DRIVING AN ADC**

An instrumentation amplifier is often used in front of an ADC to provide CMRR and additional conditioning such as a voltage level shift and gain (se[e Figure 63\)](#page-24-4). In this example, a 2.7 nF capacitor and a 500  $\Omega$  resistor create an antialiasing filter for the [AD7685.](http://www.analog.com/AD7685?doc=AD8224.pdf) The 2.7 nF capacitor also serves to store and deliver the necessary charge to the switched capacitor input of the ADC. The 500  $\Omega$  series resistor reduces the burden of the 2.7 nF load from the amplifier. However, large source impedance in front of the ADC can degrade the total harmonic distortion (THD).

For applications where THD performance is critical, the series resistor needs to be small. At worst, a small series resistor can load the [AD8224,](http://www.analog.com/AD8224?doc=AD8224.pdf) potentially causing the output to overshoot or ring. In such cases, a buffer amplifier, such as th[e AD8615](http://www.analog.com/AD8615) should be used after th[e AD8224](http://www.analog.com/AD8224?doc=AD8224.pdf) to drive the ADC.



Figure 63. Driving an ADC in a Low Frequency Application

## <span id="page-24-4"></span><span id="page-24-2"></span>**DIFFERENTIAL OUTPUT**

The differential configuration of the [AD8224](http://www.analog.com/AD8224?doc=AD8224.pdf) has the same excellent dc precision specifications as the single-ended output configuration and is recommended for applications in the frequency range of dc to 1 MHz.

The circuit configuration, outlined in [Table 4 a](#page-4-1)nd [Table 7,](#page-7-1) refers to the configuration shown in [Figure 64](#page-24-3) only. The circuit includes an RC filter that maintains the stability of the loop.

The transfer function for the differential output is

$$
V_{\text{DIFF\_OUT}} = V_{+OUT} - V_{-OUT} = (V_{+IN} - V_{-IN}) \times G
$$

where:

$$
G = 1 + \frac{49.4 \text{ k}\Omega}{R_G}
$$



Figure 64. Differential Circuit Schematic

## <span id="page-24-3"></span>**Setting the Common-Mode Voltage**

The output common-mode voltage is set by the average of +IN2 and REF2. The transfer function is

 $V_{CM~OUT} = (V_{+OUT} + V_{-OUT})/2 = (V_{+IN2} + V_{RFF2})/2$ 

+IN2 and REF2 have different properties that allow the reference voltage to be easily set for a wide variety of applications. +IN2 has high impedance but cannot swing to the positive supply rail. REF2 must be driven with a low impedance but can go 300 mV beyond the supply rails.

A common application sets the common-mode output voltage to the midscale of a differential ADC. In this case, the ADC reference voltage is sent to the +IN2 terminal, and ground is connected to the REF2 terminal. This produces a commonmode output voltage of half the ADC reference voltage.

## **2-Channel Differential Output Using a Dual Op Amp**

Another differential output topology is shown i[n Figure 65.](#page-24-5) Instead of a second in-amp, ½ of a dua[l OP2177](http://www.analog.com/OP2177?doc=AD8224.pdf) op amp creates the inverted output. Because the [OP2177](http://www.analog.com/OP2177?doc=AD8224.pdf) comes in an MSOP, this configuration allows the creation of a dual-channel, precision differential output in-amp with little board area.

Errors from the op amp are common to both outputs and are, thus, common mode. Errors from mismatched resistors also create a common-mode dc offset. Because these errors are common mode, they are likely to be rejected by the next device in the signal chain.



<span id="page-24-5"></span>Figure 65. Differential Output Using Op Amp



Figure 66. Driving a Differential ADC

## <span id="page-25-2"></span><span id="page-25-0"></span>**DRIVING A DIFFERENTIAL INPUT ADC**

The [AD8224](http://www.analog.com/AD8224?doc=AD8224.pdf) can be configured in differential output mode to drive a differential ADC. [Figure 66 i](#page-25-2)llustrates several of the concepts.

## **First Antialiasing Filter**

The 1 k $\Omega$  resistor, 1000 pF capacitor, and 100 pF capacitors in front of the in-amp form a 76 kHz filter. This is the first of two antialiasing filters in the circuit and helps to reduce the noise of the system. The 100 pF capacitors protect against commonmode RFI signals. Note that they are 5% COG/NPO types. These capacitors match well over time and temperature, which keeps the CMRR of the system high over frequency.

## **Second Antialiasing Filter**

An 806  $\Omega$  resistor and a 2.7 nF capacitor are located between eac[h AD8224](http://www.analog.com/AD8224?doc=AD8224.pdf) output and ADC input. These components create a 73 kHz low-pass filter for another stage of antialiasing protection.

These four elements also isolate the ADC from loading the [AD8224.](http://www.analog.com/AD8224?doc=AD8224.pdf) The 806  $\Omega$  resistor shields th[e AD8224 f](http://www.analog.com/AD8224?doc=AD8224.pdf)rom the switched capacitor input of the ADC, which looks like a timevarying load. The 2.7 nF capacitor provides a charge to the switched capacitor front end of the ADC. If the application requires a lower frequency antialiasing filter, increase the value of the capacitor rather than the resistor.

The 806  $\Omega$  resistors can also protect an ADC from overvoltages. Because the [AD8224 r](http://www.analog.com/AD8224?doc=AD8224.pdf)uns on wider supply voltages than a typical ADC, there is a possibility of overdriving the ADC. This is not an issue with a PulSAR® converter, such as th[e AD7688.](http://www.analog.com/AD7688?doc=AD8224.pdf)  Its input can handle a 130 mA overdrive, which is much higher than the short-circuit limit of th[e AD8224.](http://www.analog.com/AD8224?doc=AD8224.pdf)

However, other converters have less robust inputs and may need the added protection.

## **Reference**

The [ADR435](http://www.analog.com/ADR435?doc=AD8224.pdf) supplies a reference voltage to both the ADC and the [AD8224.](http://www.analog.com/AD8224?doc=AD8224.pdf) Because REF2 on th[e AD8224](http://www.analog.com/AD8224?doc=AD8224.pdf) is grounded, the common-mode output voltage is precisely half the reference voltage, exactly where it needs to be for the ADC.

## <span id="page-25-1"></span>**DRIVING CABLING**

All cables have a certain capacitance per unit length, which varies widely with cable type. The capacitive load from the cable may cause peaking in th[e AD8224 o](http://www.analog.com/AD8224?doc=AD8224.pdf)utput response. To reduce peaking, use a resistor between th[e AD8224 a](http://www.analog.com/AD8224?doc=AD8224.pdf)nd the cable. Because cable capacitance and desired output response vary widely, this resistor is best determined empirically. A good starting point is 50  $\Omega$ .

The [AD8224 o](http://www.analog.com/AD8224?doc=AD8224.pdf)perates at a low enough frequency that transmission line effects are rarely an issue; therefore, the resistor need not match the characteristic impedance of the cable.



Figure 67. Driving a Cable

**042709-A**

**04-06-2012-A**

## <span id="page-26-0"></span>OUTLINE DIMENSIONS



**COMPLIANT TO JEDEC STANDARDS MO-220-WGGC.**

Figure 68. 16-Lead Lead Frame Chip Scale Package [LFCSP] 4 mm × 4 mm Body and 0.75 mm Package Height (CP-16-26) Dimensions are shown in millimeters



<span id="page-26-1"></span>Figure 69. 16-Lead Lead Frame Chip Scale Package [LFCSP] 4 mm × 4 mm Body and 0.85 mm Package Height, with Hidden Paddle  $(CP-16-19)$ Dimensions shown in millimeters

## <span id="page-27-0"></span>**ORDERING GUIDE**



 $1 Z =$  RoHS Compliant Part.



www.analog.com

Rev. D | Page 28 of 28