

December 1996

Fast CMOS 18-Bit Registered Transceiver

Features

- **Advanced 0.6 micron CMOS Technology**
- **Compatible with LCX™ Families of Products**
- **Supports 5V Tolerant Mixed Signal Mode Operation**
 - Input Can Be 3V or 5V
 - Output Can Be 3V or Connected to 5V Bus
- **Advanced Low Power CMOS Operation**
- **Excellent Output Drive Capability:**
 - **Balanced Drives (24mA Sink and Source)**
- **Pin Compatible with Industry Standard Double-Density Pinouts**
- **Low Ground Bounce Outputs**
- **Hysteresis on All Inputs**
- **Multiple Center Pin and Distributed V_{CC}/GND Pins Minimizing Switching Noise**

Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
CD74LPT16501AMT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74LPT16501ASM	-40 to 85	56 Ld SSOP	M56.300-P
CD74LPT16501MT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74LPT16501SM	-40 to 85	56 Ld SSOP	M56.300-P

NOTE: When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.

Description

The CD74LPT16501 is an 18-bit registered bus transceiver designed with D-type latches and flip-flops to allow data flow in transparent, latched, and clocked modes. The Output Enable (OEAB and OEBA), Latch Enable (LEAB and LEBA) and Clock (CLKAB and CLKBA) inputs control the data flow in each direction. When LEAB is HIGH, the device operates in transparent mode for A-to-B data flow. When LEAB is LOW, the A data is latched if CLKAB is held at a HIGH or LOW logic level. The A bus data is stored in the latch/flip-flop on the LOW-to-HIGH transition of CLKAB, if LEAB is LOW. OEAB performs the output enable function on the B port. Data flow from B port to A port is similar using OEBA, LEBA and CLKBA. This high-speed, low power device offers a flow-through organization for ease of board layout.

The CD74LPT16501 can be driven from either 3.3V or 5.0V devices allowing this device to be used as a translator in a mixed 3.3V/5.0V system.


3

3.3V LPT


CD74LPT16501

Pinout

CD74LPT16501
(SSOP, TSSOP)
TOP VIEW



Functional Block Diagram



TRUTH TABLE (NOTES 1, 4)

INPUTS				OUTPUTS
OEAB	LEAB	CLKAB	A _x	B _x
L	X	X	X	Z
H	H	X	L	L
H	H	X	H	H
H	L	↑	L	L
H	L	↑	H	H
H	L	L	X	B (Note 2)
H	L	H	X	B (Note 3)

NOTES:

1. A-to-B data flow is shown. B-to-A data flow is similar but uses \overline{OEBA} , LEBA, and CLKBA.
2. Output level before the indicated steady-state input conditions were established.
3. Output level before the indicated steady-state input conditions were established, provided that CLKAB was HIGH before LEAB went LOW.
4. H = High Voltage Level
L = Low Voltage Level
Z = High Impedance
↑ = LOW-to-HIGH Transition

Pin Descriptions

PIN NAME	DESCRIPTION
OEAB	A-to-B Output Enable Input
\overline{OEBA}	B-to-A Output Enable Input (Active LOW)
LEAB	A-to-B Latch Enable Input
LEBA	B-to-A Latch Enable Input
CLKAB	A-to-B Clock Input
CLKBA	B-to-A Clock Input
A _x	A-to-B Data Inputs or B-to-A Three-State Outputs
B _x	B-to-A Data Inputs or A-to-B Three-State Outputs
GND	Ground
V _{CC}	Power

CD74LPT16501

Electrical Specifications (Continued)

PARAMETER	SYMBOL	(NOTE 6) TEST CONDITIONS	MIN	(NOTE 7)	MAX	UNITS	
				TYP			
Input Hysteresis	V_H		-	150	-	mV	
CAPACITANCE $T_A = 25^\circ\text{C}$, $f = 1\text{MHz}$							
Input Capacitance (Note 11)	C_{IN}	$V_{IN} = 0\text{V}$	-	4.5	6	pF	
Output Capacitance (Note 11)	C_{OUT}	$V_{OUT} = 0\text{V}$	-	5.5	8	pF	
POWER SUPPLY SPECIFICATIONS							
Quiescent Power Supply Current	I_{CC}	$V_{CC} = \text{Max}$	$V_{IN} = \text{GND}$ or V_{CC}	-	0.1	10	μA
Quiescent Power Supply Current TTL Inputs HIGH	ΔI_{CC}	$V_{CC} = \text{Max}$	$V_{IN} = V_{CC} - 0.6\text{V}$ (Note 12)	-	2.0	30	μA
Dynamic Power Supply Current (Note 13)	I_{CCD}	$V_{CC} = \text{Max}$, Outputs Open $\text{OEAB} = \text{OEBA} = V_{CC}$ or GND One Bit Toggling 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	-	50	75	$\mu\text{A}/\text{MHz}$
Total Power Supply Current (Note 15)	I_C	$V_{CC} = \text{Max}$, Outputs Open $f_{CP} = 10\text{MHz}$ (CLKAB), 50% Duty Cycle $\text{OEAB} = \text{OEBA} = V_{CC}$ $\text{LEAB} = \text{GND}$, $f_I = 5\text{MHz}$ One Bit Toggling 50% Duty Cycle	$V_{IN} = V_{CC} - 0.6\text{V}$ $V_{IN} = \text{GND}$	-	0.6	2.3	mA
		$V_{CC} = \text{Max}$, Outputs Open $f_{CP} = 10\text{MHz}$ (CLKAB), 50% Duty Cycle $\text{OEAB} = \text{OEBA} = V_{CC}$ $\text{LEAB} = \text{GND}$, $f_I = 2.5\text{MHz}$ Eighteen Bits Toggling 50% Duty Cycle	$V_{IN} = V_{CC} - 0.6\text{V}$ $V_{IN} = \text{GND}$	-	2.1	4.7 (Note 14)	mA

Switching Specifications Over Operating Range (Note 16)

PARAMETER	SYMBOL	(NOTE 17) TEST CONDITIONS	CD74LPT16501		CD74LPT16501A		UNITS
			(NOTE 18) MIN	MAX	(NOTE 18) MIN	MAX	
CLKAB or CLKBA frequency	f_{MAX}	$C_L = 50\text{pF}$ $R_L = 500\Omega$	-	100	-	150	ns
Propagation Delay A_X to B_X or B_X to A_X	t_{PLH} , t_{PHL}	$C_L = 50\text{pF}$ $R_L = 500\Omega$	1.5	6.5	1.5	5.1	ns
Propagation Delay LEBA to A_X , LEAB to B_X	t_{PLH} , t_{PHL}	$C_L = 50\text{pF}$ $R_L = 500\Omega$	1.5	7.5	1.5	5.6	ns
Propagation Delay CLKBA to A_X , CLKAB to B_X	t_{PLH} , t_{PHL}	$C_L = 50\text{pF}$ $R_L = 500\Omega$	1.5	8.0	1.5	5.6	ns
Output Enable Time OEBA to A_X , OEAB to B_X	t_{PZH} , t_{PZL}	$C_L = 50\text{pF}$ $R_L = 500\Omega$	1.5	8.0	1.5	6.0	ns
Output Disable Time (Note 19) OEBA to A_X , OEAB to B_X	t_{PHZ} , t_{PLZ}	$C_L = 50\text{pF}$ $R_L = 500\Omega$	1.5	7.5	1.5	5.6	ns

CD74LPT16501

Switching Specifications Over Operating Range (Note 16) (Continued)

PARAMETER	SYMBOL	(NOTE 17) TEST CONDITIONS	CD74LPT16501		CD74LPT16501A		UNITS
			(NOTE 18) MIN	MAX	(NOTE 18) MIN	MAX	
Setup Time HIGH or LOW A _X to CLKAB, B _X to CLKBA	t _{SU}	C _L = 50pF R _L = 500Ω	4.0	-	3.0	-	ns
Hold Time HIGH or LOW A _X to CLKAB, B _X to CLKBA	t _H	C _L = 50pF R _L = 500Ω	0	-	0	-	ns
Setup Time HIGH or LOW, A _X to LEAB, B _X to LEBA, Clock HIGH	t _{SU}	C _L = 50pF R _L = 500Ω	4.0	-	3.0	-	ns
Setup Time HIGH or LOW, A _X to LEAB, B _X to LEBA, Clock LOW	t _{SU}	C _L = 50pF R _L = 500Ω	1.5	-	1.5	-	ns
Hold Time HIGH or LOW, A _X to LEAB, B _X to LEBA	t _H	C _L = 50pF R _L = 500Ω	1.5	-	1.5	-	ns
LEAB or LEBA Pulse Width HIGH (Note 19)	t _W	C _L = 50pF R _L = 500Ω	3.0	-	3.0	-	ns
CLKAB or CLKBA Pulse Width HIGH or LOW (Note 19)	t _W	C _L = 50pF R _L = 500Ω	3.0	-	3.0	-	ns
Output Skew (Note 20)	t _{SK(O)}	C _L = 50pF R _L = 500Ω	-	0.5	-	0.5	ns


NOTES:

6. For conditions shown as Max or Min, use appropriate value specified under Electrical Specifications for the applicable device type.
7. Typical values are at V_{CC} = 3.3V, 25°C ambient and maximum loading, except as noted.
8. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
9. This parameter is guaranteed but not tested.
10. V_{OH} = V_{CC} - 0.6V at rated current.
11. This parameter is determined by device characterization but is not production tested.
12. Per TTL driven input; all other inputs at V_{CC} or GND.
13. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
14. Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
15. $I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_i N_i)$
 I_{CC} = Quiescent Current
 ΔI_{CC} = Power Supply Current for a TTL High Input
 D_H = Duty Cycle for TTL Inputs High
 N_T = Number of TTL Inputs at D_H
 I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
 f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 f_i = Input Frequency
 N_i = Number of Inputs at f_i
 All currents are in milliamps and all frequencies are in megahertz.
16. Propagation Delays and Enable/Disable times are with V_{CC} = 3.3V ±0.3V, normal range. For V_{CC} = 2.7V, extended range, all Propagation Delays and Enable/Disable times should be degraded by 20%.
17. See test circuit and wave forms.
18. Minimum limits are guaranteed but not tested on Propagation Delays.
19. This parameter is guaranteed but not production tested.
20. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.

3

3.3V LPT

Test Circuits and Waveforms



NOTE:

21. Pulse Generator for All Pulses: Rate \leq 1.0MHz; $Z_{OUT} \leq 50\Omega$;
 $t_r, t_f \leq 2.5ns$.

FIGURE 1. TEST CIRCUIT




FIGURE 2. SETUP, HOLD, AND RELEASE TIMING

SWITCH POSITION	
TEST	SWITCH
$t_{PLZ}, t_{PZL}, \text{Open Drain}$	6V
t_{PHZ}, t_{PZH}	GND
t_{PLH}, t_{PHL}	Open

DEFINITIONS:

C_L = Load capacitance, includes jig and probe capacitance.

R_T = Termination resistance, should be equal to Z_{OUT} of the Pulse Generator.




FIGURE 3. PULSE WIDTH




FIGURE 4. ENABLE AND DISABLE TIMING




FIGURE 5. PROPAGATION DELAY