











HVDA551-Q1, HVDA553-Q1


SLLSEC4B -JUNE 2013-REVISED AUGUST 2016

HVDA55x-Q1 5-V CAN Transceiver With I/O Level Adapting and Low-Power-Mode Supply Optimization

1 Features

- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
 - Device Temperature Grade 1: –40°C to +125°C Ambient Operating Temperature
 - Device HBM ESD Classification Level:
 - Level 3B for Pins 6 and 7
 - Level 3A for All Other Pins
 - Device CDM ESD Classification Level C6
- Meets or Exceeds the Requirements of ISO 11898-2 and ISO 11898-5
- GIFT/ICT Compliant
- Data Rate Up to 1 Mbps
- ESD Protection Up to ±12 kV (Human-Body Model) on Bus Pins
- I/O Voltage Level Adapting
 - HVDA551: Adaptable I/O Voltage Range (V $_{\rm IO}$) From 3 V to 5.33 V
- SPLIT Voltage Source
 - HVDA553: Common-Mode Bus Stabilization
- Operating Modes:
 - Normal Mode
 - Low-Power Standby Mode With RXD Wake-Up Request
- High Electromagnetic Compliance (EMC)
- Supports CAN Flexible Data-Rate (FD)
- Protection
 - Undervoltage Protection on V_{IO} and V_{CC}
 - Bus-Fault Protection of –27 V to 40 V
 - TXD Dominant State Time-Out

HVDA551 Block Diagram



- RXD Wake-Up Request Lockout on CAN Bus Stuck Dominant Fault (HVDA551)
- Digital Inputs Compatible With 5-V Microprocessors (HVDA553)
- Thermal Shutdown Protection
- Power-Up and Power-Down Glitch-Free Bus I/O
- High Bus Input Impedance When Unpowered (No Bus Load)

2 Applications

- SAE J2284 High-Speed CAN for Automotive Applications
- SAE J1939 Standard Data Bus Interface
- GMW3122 Dual-Wire CAN Physical Layers
- ISO 11783 Standard Data Bus Interface
- NMEA 2000 Standard Data Bus Interface

3 Description

The HVDA55x-Q1 device is designed and qualified for use in automotive applications and meets or exceeds the specifications of the ISO 11898 High Speed CAN (Controller Area Network) Physical Layer standard (transceiver).

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
HVDA551-Q1 HVDA553-Q1	SOIC (8)	4.90 mm × 3.91 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

HVDA553 Block Diagram






Table of Contents

1	Features 1		8.4 Device Functional Modes	19
2	Applications 1	9	Application and Implementation	22
3	Description 1		9.1 Application Information	27
4	Revision History2		9.2 Typical Applications	2
5	Pin Configuration and Functions	10	Power Supply Recommendations	2
6	Specifications4	11	Layout	2!
	6.1 Absolute Maximum Ratings 4		11.1 Layout Guidelines	2!
	6.2 ESD Ratings		11.2 Layout Example	20
	6.3 Recommended Operating Conditions	12	Device and Documentation Support	27
	6.4 Thermal Information		12.1 Documentation Support	2
	6.5 Electrical Characteristics		12.2 Related Links	27
	6.6 Switching Characteristics 8		12.3 Receiving Notification of Documentation Upda	ites 2
	6.7 Typical Characteristic		12.4 Community Resource	2
7	Parameter Measurement Information 10		12.5 Trademarks	2
8	Detailed Description		12.6 Electrostatic Discharge Caution	2
Ū	8.1 Overview		12.7 Glossary	27
	8.2 Functional Block Diagrams 15		Mechanical, Packaging, and Orderable Information	2
	8.3 Feature Description			

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (September 2013) to Revision B

Page


Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section
 Removed Ordering Information table, see POA at the end of the data sheet.


Changes from Original (June 2013) to Revision A

Page



5 Pin Configuration and Functions





Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION	
NO.	NAME	ITPE	DESCRIPTION	
1	TXD	I	CAN transmit data input (low for dominant bus state, high for recessive bus state)	
2	GND	G	Ground connection	
3	V _{CC}	Р	Transceiver 5-V supply voltage	
4	RXD	0	CAN receive data output (low in dominant bus state, high in recessive bus state)	
	V _{IO} (HVDA551)	P/O	Transceiver logic level (IO) supply voltage	
5	SPLIT (HVDA553)	P/O	Common-mode stabilization output	
6	CANL	I/O	Low level CAN bus line	
7	CANH	I/O	High level CAN bus line	
8	STB	I	Standby mode select pin (active high)	

(1) G = Ground, I = Input, O = Output, and P = Power



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

			MIN	MAX	UNIT
V_{CC}	Supply voltage		-0.3	6	٧
V_{IO}	I/O supply voltage		-0.3	6	٧
	Voltage at bus terminals (CANH, CANL	.)	-27	40	٧
Io	Receiver output current (RXD)			20	mA
V	Voltage input /TVD_CTD_C)	HVDA55x	-0.3	6 and V _I ≤ V _{IO} + 0.3	V
VI	Voltage input (TXD, STB, S)	HVDA553	-0.3	6	V
TJ	Operating virtual-junction temperature	·	-40	150	°C
T _{stg}	Storage temperature			150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM) ⁽¹⁾	All pins except 6 and 7	±4000	
		, ,	Pins 6 and 7 ⁽²⁾	±12000	
		Charged-device model (CDM) (3)		±1000	
V _(ESD)	Electrostatic discharge	IEC 61000-4-2 according to IBEE CAN EMC test specification (4)	Pins 6, 7 to 2	±7000	V
			Pulse 1	-100	
		ISO 7637 transients according to	Pulse 2a	75	
		IBEE CAN EMC test specification ⁽⁵⁾	Pulse 3a	-150	
			Pulse 3b	100	

⁽¹⁾ HBM tested in accordance with AEC-Q100-002.

Submit Documentation Feedback

Copyright © 2013–2016, Texas Instruments Incorporated

⁽²⁾ All voltage values, except differential I/O bus voltages, are with respect to the ground terminal.

⁽²⁾ HBM test method based on AEC-Q100-002, CANH and CANL bus pins stressed with respect to each other and GND.

⁽³⁾ CDM tested in accordance with AEC-Q100-011.

⁽⁴⁾ IEC 61000-4-2 is a system-level ESD test. Results given here are specific to the IBEE CAN EMC Test specification conditions. Different system-level configurations lead to different results.

⁽⁵⁾ IŚO 7637 is a system level transient test. Results given here are specific to the IBEE CAN EMC Test specification conditions. Different system level configurations lead to different results.



6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
V _{CC}	Supply voltage	4.68	5.33	V
V _{IO}	I/O supply voltage	3	5.33	V
V _I or V _{IC}	Voltage at any bus terminal (separately or common mode)	-12	12	V
V _{IH}	High-level input voltage, TXD, STB (for HVD553, $V_{IO} = V_{CC}$)	0.7 × V _{IO}	V_{IO}	V
V_{IL}	Low-level input voltage, TXD, STB (for HVD553, V _{IO} = V _{CC})	0	$0.3 \times V_{IO}$	V
V_{ID}	Differential input voltage, bus (between CANH and CANL)	-6	6	V
I _{OH}	High-level output current, RXD	-2		mA
I _{OL}	Low-level output current, RXD		2	mA
T _A	Operating ambient free-air temperature (see <i>Thermal Information</i>)	-40	125	°C

6.4 Thermal Information

			HVDA55x-Q1	
	THERMAL MET	D (SOIC)	UNIT	
			8 PINS	
R _{θJA} Junction-to-ambient thermal resistance	Low-K thermal resistance	140	°C/W	
	Junction-to-ambient thermal resistance	High-K thermal resistance	112	- C/VV
R ₀ JC(top)	Junction-to-case (top) thermal resistance		56	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance		50	°C/W
ΨЈТ	Junction-to-top characterization parameter		13	°C/W
ΨЈВ	Junction-to-board characterization parameter			°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	9	_	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

 $T_{IJ} = -40$ °C to 150°C, HVDA553 $V_{IO} = V_{CC}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
HVDA551 SI	UPPLY					
		Standby mode (HVDA551 only), STB at V_{IO} , V_{CC} = 5.33 V, V_{IO} = 3 V, TXD at V_{IO} $^{(2)}$			5	μΑ
I _{CC}	5-V supply current	Normal mode (dominant), TXD at 0 V, $60-\Omega$ load, STB at 0 V		50	70	mA
		Normal mode (recessive), TXD at V _{IO} , no load, STB at 0 V		6.75	10	ША
		Standby mode (HVDA551 only), STB at V_{IO} , V_{CC} = 5.33 V or 0 V, RXD floating, TXD at V_{IO} , T_A = -40°C, 25°C, 125°C $^{(3)}$		6.5	15	
I _{IO}	I/O supply current	Normal mode (dominant), V _{CC} = 5.33 V, RXD floating, TXD at 0 V		85	300	μΑ
		Normal mode (recessive), $V_{CC} = 5.33 \text{ V}$, RXD floating, TXD at V_{IO}		70	300	
UV _{VCC}	Undervoltage detection	On V _{CC} for forced standby mode	3.2	3.6	4	٧
V _{HYS(UVVCC)}	Hysteresis voltage	For undervoltage detection on UV _{VCC} for standby mode		200		mV
UV _{VIO}	Undervoltage detection	On V _{IO} for forced standby mode	1.9	2.45	2.95	٧
V _{HYS(UVVIO)}	Hysteresis voltage	For undervoltage detection on UV _{VIO} for forced standby mode		130		mV

All typical values are at 25°C and supply voltages of V_{CC} = 5 V and V_{IO} = 3.3 V. The V_{CC} supply is not required during standby mode so in the application I_{CC} in standby mode may be zero. If the V_{CC} supply remains, then I_{CC} is per specification with V_{CC}.

See I_{IO} Quiescent Current in Standby / Silent Mode.



Electrical Characteristics (continued)

 $T_{J} = -40$ °C to 150 °C, HVDA553 $V_{IO} = V_{CC}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
HVDA553 SI	UPPLY				·	
		Standby mode (HVDA553 only), STB at V_{CC} , V_{CC} = 5.33 V, TXD at $V_{CC}^{(2)}$			12	μΑ
I _{cc}	5-V supply current	Normal mode (dominant), TXD at 0 V, 60- Ω load, STB at 0 V		50	70	mA
20 887 33 3		Normal mode (recessive), TXD at V_{CC} , no load, STB at 0 V		6.75	10	IIIA
UV _{VCC}	Undervoltage detection	On V _{CC} for forced standby mode	3.2	3.6	4	V
V _{HYS(UVVCC)}	Hysteresis voltage	For undervoltage detection on UV _{VCC} for standby mode		200		mV
DRIVER						
V	Bus output voltage	CANH, V_I = 0 V, STB at 0 V, R_L = 60 Ω , see Figure 2 and Figure 16	2.9		4.5	V
$V_{O(D)}$	(dominant)	CANL, V_I = 0 V, STB at 0 V, R_L = 60 Ω , see Figure 2 and Figure 16	0.8		1.75	V
$V_{O(R)}$	Bus output voltage (recessive)	V_{I} = V_{IO},V_{IO} = 3 V, STB at 0 V, R_{L} = 60 $\Omega,$ see Figure 2 and Figure 16	2	2.5	3	V
$V_{O(STBY)}$	Bus output voltage	Standby mode (HVDA551 only), STB at V_{IO} , $R_L = 60~\Omega$, see Figure 2 and Figure 16	-0.1		0.1	V
V	Differential output	$V_I = 0 \text{ V}, R_L = 60 \Omega, \text{ STB at } 0 \text{ V}, \text{ see Figure 2},$ Figure 16, and Figure 3	1.5		3	V
$V_{OD(D)}$	voltage (dominant)	V_I = 0 V, R_L = 45 Ω , STB at 0 V, see Figure 2, Figure 16, and Figure 3	1.4		3	V
V _{OD(R)}	Differential output	$V_{I}=3$ V, STB at 0 V, $R_{L}=60~\Omega,$ see Figure 2 and Figure 16	-0.012		0.012	V
OB(II)	voltage (recessive)	V _I = 3 V, STB at 0 V, no load	-0.5		0.05	
V_{SYM}	Output symmetry (dominant or recessive)	$V_{O(CANH)}$ + $V_{O(CANL)}$, STB at 0 V, R _L = 60 Ω , see Figure 12	0.9 × V _{CC}	V_{CC}	1.1 × V _{CC}	V
V _{OC(SS)}	Steady-state common- mode output voltage	STB at 0 V, $R_L = 60 \Omega$, see Figure 8	2	2.5	3	V
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage	STB at 0 V, $R_L = 60 \Omega$, see Figure 8		50		mV
	Short-circuit steady-state	V _{CANH} = 0 V, CANL open, TXD = low, see Figure 11	-100			^
I _{OS(SS)} _DOM	output current, dominant	V _{CANL} = 32 V, CANH open, TXD = low, see Figure 11			100	mA
	Short-circuit steady-state	-20 V ≤ V _{CANH} ≤ 32 V, CANL open, TXD = high, see Figure 11	-10		10	
I _{OS(SS)_} REC	output current, recessive	-20 V ≤ V _{CANL} ≤ 32 V, CANH open, TXD = high, see Figure 11	-10		10	mA
C _O	Output capacitance	See receiver input capacitance				
V _{IT+}	Positive-going input threshold voltage	Normal mode, STB at 0 V, see Table 1		800	900	mV
V _{IT}	Negative-going input threshold voltage	Normal mode, STB at 0 V, see Table 1	500	650		mV
V _{hys}	Hysteresis voltage	$V_{IT+} - V_{IT-}$		125		mV
V _{IT(STBY)}	Input threshold voltage	HVDA551 only, standby mode, STB at V _{IO}	400		1150	mV
I _{I(OFF_LKG)}	Power-off (unpowered) bus input leakage current	CANH = CANL = 5 V, V _{CC} at 0 V, V _{IO} at 0 V, TXD at 0 V			3	μΑ

Submit Documentation Feedback

Copyright © 2013–2016, Texas Instruments Incorporated



Electrical Characteristics (continued)

 $T_{J} = -40$ °C to 150 °C, HVDA553 $V_{IO} = V_{CC}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
C _I	Input capacitance to ground (CANH or CANL)	HVDA551: TXD at V_{IO} , V_{IO} at 3.3 V; HVDA553: TXD at V_{CC} , V_{I} = 0.4 sin (4E6 π t) + 2.5 V		13		pF
C _{ID}	Differential input capacitance	HVDA551: TXD at V_{IO} , V_{IO} at 3.3 V; HVDA553: TXD at V_{CC} , V_{I} = 0.4 sin(4E6 π t)		5		pF
R _{ID}	Differential input resistance	HVDA551: TXD at V_{IO} , V_{IO} = 3.3 V, STB at 0 V; HVDA553: TXD at V_{CC} , STB at 0 V	29		80	kΩ
R _{IN}	Input resistance (CANH or CANL)	HVDA551: TXD at V $_{\rm IO}$, V $_{\rm IO}$ = 3.3 V, STB at 0 V; HVDA553: TXD at V $_{\rm CC}$, STB at 0 V	14.5	25	40	kΩ
$R_{I(M)}$	Input resistance matching	$ \begin{aligned} &[1-R_{IN(CANH)} / R_{IN(CANL)})] \times 100\%, \\ &V_{(CANH)} = V_{(CANL)} \end{aligned} $	-3%	0%	3%	
TXD PIN						
V_{IH}	High-level input voltage	HVD553: $V_{IO} = V_{CC}$	$0.7 \times V_{IO}$			V
V_{IL}	Low-level input voltage	HVD553: $V_{IO} = V_{CC}$			$0.3 \times V_{IO}$	V
I_{IH}	High-level input current	HVDA551: TXD at V_{IO} ; HVDA553: TXD at V_{CC}	-2		2	μΑ
$I_{\rm IL}$	Low-level input current	TXD at 0 V	-100		-7	μΑ
RXD PIN						
V_{OH}	High-level output voltage	HVD553: $V_{IO} = V_{CC}$, $I_{O} = -2$ mA, see Figure 6	$0.8 \times V_{IO}$			V
V_{OL}	Low-level output voltage	HVD553: $V_{IO} = V_{CC}$, $I_{O} = 2$ mA, see Figure 6			$0.2 \times V_{IO}$	V
STB PIN						
V _{IH}	High-level input voltage	HVD553: V _{IO} = V _{CC}	0.7 × V _{IO}			V
V _{IL}	Low-level input voltage	HVD553: $V_{IO} = V_{CC}$			0.3 × V _{IO}	V
I _{IH}	High-level input current	HVDA551: STB at V _{IO} ; HVDA553: STB at V _{CC}	-2		2	μΑ
I _{IL}	Low-level input current	STB at 0 V	-20			μΑ
SPLIT PIN	I (HVDA553 ONLY)				•	
Vo	Output voltage	–500 μA < I _O < 500 μA	0.3 × V _{CC}	0.5 × V _{CC}	0.7 × V _{CC}	V
I _{O(STB)}	Leakage current	Standby mode, STB at V_{CC} , $-12 \text{ V} \leq I_{O} \leq 12 \text{ V}$	– 5		5	μΑ
POWER D	DISSIPATION AND THERMAL	SHUTDOWN				
P_D	Average power	$\begin{split} &V_{CC}=5~V,~V_{IO}=V_{CC},~T_{J}=27^{\circ}C,~R_{L}=60~\Omega,\\ &STB~at~0~V,~Input~to~TXD~at~500~kHz,~50\%~duty\\ &cycle~square~wave,~C_{L}~at\\ &RXD=15~pF \end{split}$		140		mW
טיי	dissipation	$V_{CC}=5.33$ V, $V_{IO}=V_{CC},$ $T_J=130^{\circ}C,$ $R_L=60~\Omega$, STB at 0 V, Input to TXD at 500 kHz, 50% duty cycle square wave, C_L at RXD = 15 pF			215	11100
	Thermal shutdown temperature			185		°C



6.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
PROPAGATI	ON TIME (LOOP TIME TXD to RXD)				
t _{PROP(LOOP1)}	Total loop delay 1	Driver input (TXD) to receiver output (RXD), recessive to dominant, see Figure 9, STB at 0 V	70		230	ns
t _{PROP(LOOP2)}	Total loop delay 2	Driver input (TXD) to receiver output (RXD), dominant to recessive, see Figure 9, STB at 0 V	70		230	
DRIVER						
t _{PLH}	Propagation delay time, low-to-high level output	STB at 0 V, see Figure 4		65		ns
t _{PHL}	Propagation delay time, high-to-low level output	STB at 0 V, see Figure 4		50		ns
t _R	Differential output signal rise time	STB at 0 V, see Figure 4		25		ns
t _F	Differential output signal fall time	STB at 0 V, see Figure 4		55		ns
t _{EN}	Enable time from standby or silent mode to normal mode, dominant	See Figure 7			30	μs
t _(DOM) (2)	Dominant time-out	See Figure 10	1200	2000	2800	μs
RECEIVER						
t _{PLH}	Propagation delay time, low-to-high-level output	STB at 0 V , see Figure 6		95		ns
t _{PHL}	Propagation delay time, high-to-low-level output	STB at 0 V , see Figure 6		60		ns
t _R	Output signal rise time	STB at 0 V , see Figure 6		13		ns
t _F	Output signal fall time	STB at 0 V , see Figure 6		10		ns
t _{BUS}	Dominant time	HVDA551 only, required on bus for wake-up from standby, STB at V _{IO} , see Figure 18 and Figure 19	1.5		5	μѕ
[†] CLEAR	Recessive time	HVDA551 only, on the bus to clear the standby mode receiver output (RXD) if standby mode is entered while bus is dominant, STB at V _{IO} , see Figure 18 and Figure 19	1.5		5	μs

⁽¹⁾ All typical values are at 25°C and supply voltages of $V_{CC} = 5 \text{ V}$ and $V_{IO} = 3.3 \text{ V}$.

Submit Documentation Feedback

Copyright © 2013–2016, Texas Instruments Incorporated

⁽²⁾ The TXD dominant time out (t_(DOM)) disables the driver of the transceiver once the TXD has been dominant longer than t_(DOM), which releases the bus lines to recessive, preventing a local failure from locking the bus dominant. The driver may only transmit dominant again after TXD has been returned HIGH (recessive). While this protects the bus from local faults, locking the bus dominant, it limits the minimum data rate possible. The CAN protocol allows a maximum of eleven successive dominant bits (on TXD) for the worst case, where five successive dominant bits are followed immediately by an error frame. This, along with the t_(DOM) minimum, limits the minimum bit rate. The minimum bit rate may be calculated by: Minimum Bit Rate = 11 / t_(DOM) = 11 bits / 300 μs = 37 kbps



6.7 Typical Characteristic

 V_{IO} = 5 V, STB = 0 V, R_{I} = 60 Ω , C_{L} = open, RCM = open, T_{J} = 25°C (unless otherwise noted)




Figure 1. V_{od} vs V_{CC} for HVDA55x

7 Parameter Measurement Information




Figure 2. Driver Voltage, Current, and Test Definition





Figure 3. Driver V_{OD} Test Circuit



- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 125 kHz, 50% duty cycle, $t_r \leq$ 6 ns, $t_f \leq$ 6 ns, $Z_O = 50$ Ω .
- B. C_L includes instrumentation and fixture capacitance within ±20%.
- C. For HVDA553 device versions, $V_{IO} = V_{CC}$.

Figure 4. Driver Test Circuit and Voltage Waveforms



Parameter Measurement Information (continued)





Figure 5. Receiver Voltage and Current Definitions




- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 125 kHz, 50% duty cycle, $t_f \leq$ 6 ns, $t_f \leq$ 6 ns, $Z_O = 50 \Omega$.
- B. C_L includes instrumentation and fixture capacitance within ±20%.
- C. For HVDA553 device versions $V_{IO} = V_{CC}$.

Figure 6. Receiver Test Circuit and Voltage Waveforms

Table 1. Differential Input Voltage Threshold Test


INPUT			OUT	PUT	
V _{CANH}	V _{CANL}	V _{ID}	R		
–11.1 V	–12 V	900 mV	L		
12 V	11.1 V	900 mV	L	V	
−6 V	–12 V	6 V	L	V _{OL}	
12 V	6 V	6 V	L		
–11.5 V	–12 V	500 mV	Н		
12 V	11.5 V	500 mV	Н		
–12 V	−6 V	6 V	Н	V_{OH}	
6 V	12 V	6 V	Н		
Open	Open	Χ	Н		





- A. $C_L = 100 \text{ pF}$ includes instrumentation and fixture capacitance within $\pm 20\%$.
- B. All V_1 input pulses are from 0 V to V_{IO} and supplied by a generator having the following characteristics: t_r or $t_f \le 6$ ns. Pulse repetition rate (PRR) = 25 kHz, 50% duty cycle.
- C. For HVDA553 device versions, $V_{IO} = V_{CC}$.


Figure 7. t_{EN} Test Circuit and Waveforms



A. All V_1 input pulses are from 0 V to V_{1O} and supplied by a generator having the following characteristics: t_r or $t_f \le 6$ ns. Pulse repetition rate (PRR) = 125 kHz, 50% duty cycle.


Figure 8. Common-Mode Output Voltage Test and Waveforms





- A. $C_L = 100 \text{ pF}$ includes instrumentation and fixture capacitance within $\pm 20\%$.
- B. All V_1 input pulses are from 0 V to V_{1O} and supplied by a generator having the following characteristics: t_r or $t_f \le 6$ ns. Pulse repetition rate (PRR) = 125 kHz, 50% duty cycle.
- C. For HVDA553 device versions, $V_{IO} = V_{CC}$.


Figure 9. t_{PROP(LOOP)} Test Circuit and Waveform



- A. $C_L = 100 \text{ pF}$ includes instrumentation and fixture capacitance within $\pm 20\%$.
- B. All V_1 input pulses are from 0 V to V_{1O} and supplied by a generator having the following characteristics: t_r or $t_f \le 6$ ns. Pulse repetition rate (PRR) = 500 Hz, 50% duty cycle.
- C. For HVDA553 device versions, $V_{IO} = V_{CC}$.


Figure 10. TXD Dominant Time-Out Test Circuit and Waveforms





A. For HVDA553 device versions $V_{IO} = V_{CC}$.

Figure 11. Driver Short-Circuit Current Test and Waveforms



A. All V_l input pulses are from 0 V to V_{lO} and supplied by a generator having the following characteristics: t_r and $t_f \le 6$ ns, pulse repetition rate (PRR) = 250 kHz, 50% duty cycle.

Figure 12. Driver Output Symmetry Test Circuit



Detailed Description

Overview 8.1

The device meets or exceeds the specifications of the ISO 11898 High-Speed CAN (Controller Area Network) Physical Layer standard (transceiver). This device provides CAN transceiver functions: differential transmit capability to the bus and differential receive capability at data rates up to 1 megabit per second (Mbps). The device includes many protection features providing device and CAN network robustness.

8.2 Functional Block Diagrams




Figure 13. HVDA551 Block Diagram

Copyright © 2013-2016, Texas Instruments Incorporated Submit Documentation Feedback

Functional Block Diagrams (continued)




Figure 14. HVDA553 Block Diagram

8.3 Feature Description

8.3.1 Digital Inputs and Outputs

The HVDA551 device has an I/O supply voltage input pin (V_{IO}) to ratiometrically level shift the digital logic input and output levels with respect to V_{IO} for compatibility with protocol controllers having I/O supply voltages between 3 V and 5.33 V.

The HVDA553 devices have a single V_{CC} supply (5 V). The digital logic input and output levels for these devices are with respect to V_{CC} for compatibility with protocol controllers having I/O supply voltages between 4.68 V and 5.33 V.

8.3.2 Using the HVDA553 With Split Termination

The SPLIT pin voltage output provides $0.5 \times V_{CC}$ in normal mode. The circuit may be used by the application to stabilize the common-mode voltage of the bus by connecting it to the center tap of split termination for the CAN network (see Figure 15 and Figure 23). This pin provides a stabilizing recessive voltage drive to offset leakage currents of unpowered transceivers or other bias imbalances that might bring the network common-mode voltage away from $0.5 \times V_{CC}$. Using this feature in a CAN network improves electromagnetic emissions behavior of the network by eliminating fluctuations in the bus common-mode voltage levels at the start of message transmissions.



Feature Description (continued)




Figure 15. SPLIT Pin Circuitry and Application

8.3.3 Protection Features

8.3.3.1 TXD Dominant State Time Out

During normal mode, the only mode where the CAN driver is active, the TXD dominant time-out circuit prevents the transceiver from blocking network communication in the event of a hardware or software failure where TXD is held dominant longer than the time-out period $t_{(DOM)}$. The dominant time-out circuit is triggered by a falling edge on TXD. If no rising edge is seen before the time-out constant of the circuit expires $(t_{(DOM)})$ the CAN bus driver is disabled, freeing the bus for communication between other network nodes. The CAN driver is re-activated when a recessive signal is seen on the TXD pin, thus clearing the dominant-state time-out. The CAN bus pins are biased to the recessive level during a TXD dominant-state time-out.

NOTE

The maximum dominant TXD time allowed by the TXD dominant-state time-out limits the minimum possible data rate of the devices.

The CAN protocol allows a maximum of eleven successive dominant bits (on TXD) for the worst case, where five successive dominant bits are followed immediately by an error frame. This, along with the $t_{(DOM)}$ minimum, limits the minimum bit rate. The minimum bit rate may be calculated by Equation 1:

Minimum Bit Rate =
$$11 / t_{(DOM)}$$
 (1)

8.3.3.2 Thermal Shutdown

If the junction temperature of the device exceeds the thermal shutdown threshold, the device turns off the CAN driver circuits. This condition is cleared once the temperature drops below the thermal shutdown temperature of the device. The CAN bus pins are biased to the recessive level during a thermal shutdown.

Copyright © 2013–2016, Texas Instruments Incorporated



Feature Description (continued)

8.3.3.3 Undervoltage Lockout or Unpowered Device

Both of the supply pins have undervoltage detection, which places the device in forced standby mode to protect the bus during an undervoltage event on either the V_{CC} or V_{IO} supply pins. If V_{IO} is undervoltage, the RXD pin is forced to the high-impedance state and the device does not pass any wake-up signals from the bus to the RXD pin. Because the device is placed into forced standby mode, the CAN bus pins have a common-mode bias to ground, protecting the CAN network; see Figure 16 and Figure 17.

The device is designed to be an *ideal passive* load to the CAN bus if it is unpowered. The bus pins (CANH, CANL) have extremely low leakage currents when the device is unpowered, so they do not load down the bus but rather be a no-load. This is critical, especially if some nodes of the network are unpowered while the rest of the network remains in operation.

NOTE

Once an undervoltage condition is cleared and V_{CC} and V_{IO} have returned to valid levels, the device typically requires 300 μ s to transition to normal operation.

Table 2. Undervoltage Protection

DEVICE	V _{CC}	V _{IO}	DEVICE STATE	BUS	RXD	
	Bad	Good	Forced standby mode	Common mode bias to GND ⁽¹⁾	Mirrors bus state through wake up filter ⁽²⁾	
Both devices	Good	Bad	Forced standby mode ⁽³⁾	Common mode bias to GND ⁽¹⁾	High Z	
	Unpov	vered	Unpowered	No load	High Z	

- (1) See Figure 16 and Figure 17 for common-mode bias information.
- (2) See Figure 18 and Figure 19 for operation of the low-power wake-up receiver and bus monitor for RXD wake-up request behavior and Table 5 for the wake-up receiver threshold levels.
- (3) When V_{IO} is undervoltage, the device is forced into standby mode with respect to the CAN bus, because there is not a valid digital reference to determine the digital I/O states or power the wake-up receiver.

8.3.3.4 Floating Pins

The device has integrated pullups and pulldowns on critical pins to place the device into known states if the pins float. The TXD and STB pins on the HVDA551 are pulled up to $V_{\rm IO}$. This forces a recessive input level on TXD in the case of a floating TXD pin and prevents the device from entering into the low-power standby mode if the STB pin floats. In the case of the HVDA553 both the TXD and STB pins are pulled up to $V_{\rm CC}$, which has the same effect.

8.3.3.5 CAN Bus Short-Circuit Current Limiting

The device has several protection features that limit the short-circuit current when a CAN bus line is shorted. These include CAN driver-current limiting (dominant and recessive) and TXD dominant-state time-out to prevent continuously driving dominant. During CAN communication, the bus switches between dominant and recessive states; thus, the short-circuit current may be viewed either as the current during each bus state or as a DC average current. For system current and power considerations in termination resistance and common-mode choke ratings, the average short-circuit current must be used. The device has TXD dominant-state time-out, which prevents permanently having the higher short-circuit current of dominant state. The CAN protocol also has forced state changes and recessive bits such as bit stuffing, control fields, and interframe space. These ensure there is a minimum recessive amount of time on the bus even if the data field contains a high percentage of dominant bits.

NOTE

The short-circuit current of the bus depends on the ratio of recessive to dominant bits and their respective short-circuit currents.



The average short-circuit current may be calculated with Equation 2:

 $I_{OS(AVG)} = \% Transmit \times [(\% REC_Bits \times I_{OS(SS)_REC}) + (\% DOM_Bits \times I_{OS(SS)_DOM})] + [\% Receive \times I_{OS(SS)_REC}]$

where

- I_{OS(AVG)} is the average short-circuit current
- %Transmit is the percentage the node is transmitting CAN messages
- %Receive is the percentage the node is receiving CAN messages
- %REC Bits is the percentage of recessive bits in the transmitted CAN messages
- · %DOM_Bits is the percentage of dominant bits in the transmitted CAN messages
- I_{OS(SS)} REC is the recessive steady-state, short-circuit current
- I_{OS(SS) DOM} is the dominant steady-state, short-circuit current

(2)

8.4 Device Functional Modes

These devices have two main operating modes: normal mode and standby mode. Table 3 lists these modes in detail. Operating mode selection is made through the STB input pin.

Table 3. Operating Modes

DEVICE	STB MODE DRIVER RECEIVER				RXD Pin		
	LOW	Normal mode	Enabled (On)	Enabled (On)	Mirrors bus state (1)		
All devices	HIGH	Standby mode (RXD wake-up request)	Disabled (Off)	Low-power wake-up receiver and bus monitor enabled	Mirrors bus state through wake- up filter ⁽²⁾		

⁽¹⁾ Mirrors bus state: LOW if CAN bus is dominant, HIGH if CAN bus is recessive.

8.4.1 Bus States by Mode

The CAN bus has three valid states during powered operation, depending on the mode of the device. In normal mode, the bus may be dominant (logic LOW) where the bus lines are driven differentially apart, or or the bus may be recessive (logic HIGH) where the bus lines are biased to $V_{\rm CC}$ / 2 through the high-ohmic internal input resistors $R_{\rm IN}$ of the receiver. The third state is low-power standby mode where the bus lines are biased to GND through the high-ohmic internal input resistors $R_{\rm IN}$ of the receiver.




Figure 16. Bus States (Physical Bit Representation)

⁽²⁾ See Figure 18 and Figure 19 for operation of the low-power wake-up receiver and bus monitor for RXD wake-up request behavior and Table 5 for the wake-up receiver threshold levels.






Figure 17. Simplified Common-Mode Bias and Receiver Implementation

8.4.2 Normal Mode

This is the normal operating mode of the device. Normal mode is selected by setting STB low. The CAN driver and receiver are fully operational and CAN communication is bidirectional. The driver is translating a digital input on TXD to a differential output on CANH and CANL. The receiver is translating the differential signal from CANH and CANL to a digital output on RXD. In recessive state, the CAN bus pins (CANH and CANL) are biased to 0.5 \times V_{CC}. In dominant state, the bus pins are driven differentially apart. Logic high is equivalent to recessive on the bus, and logic low is equivalent to a dominant (differential) signal on the bus.

8.4.3 Standby Mode With RXD Wake-Up Request

This is the low-power mode of the device. Standby mode is selected by setting STB high. The CAN driver and main receiver are turned off and bidirectional CAN communication is not possible. The low-power receiver and bus monitor, both supplied through the V_{IC} supply, are enabled to allow for RXD wake-up requests through the CAN bus. The V_{CC} (5-V) supply may be turned off for additional power savings at the system level. A wake-up request is output to RXD (driven low) for any dominant bus transmissions longer than the filter time t_{BUS} . The local protocol controller (MCU) must monitor RXD for transitions and then reactivate the device to normal mode based on the wake-up request. The 5-V (V_{CC}) supply must be reactivated by the local protocol controller to resume normal mode if it has been turned off for low-power standby operation. The CAN bus pins are weakly pulled to GND, see Figure 16 and Figure 17.

8.4.3.1 RXD Wake-Up Request Lockout for Bus-Stuck Dominant Fault (HVDA551)

If the bus has a fault condition where it is stuck dominant while the HVDA551 is placed into standby mode through the STB pin, the device locks out the RXD wake-up request until the fault has been removed to prevent false wake-up signals in the system.




Figure 18. HVDA551 RXD Wake-Up Request With No Bus Fault Condition






Figure 19. HVDA551 RXD Wake-Up Request Lockout During Bus Dominant Fault Condition

8.4.4 Driver and Receiver Function Tables

Table 4 shows the behavior of devices when in driver mode.

INPUTS OUTPUTS DRIVEN BUS DEVICE STB / S⁽¹⁾ $TXD^{(1)}$ CANH⁽¹⁾ CANL(1) STATE L Н L Dominant Both devices L Н Ζ Ζ Recessive Z Z L Open Recessive HVDA551, HVDA553⁽²⁾ Н Χ Υ Υ Recessive

Table 4. Driver Function Table

to V_{CC} / 2. See Figure 16 and Figure 17 for common-mode bias information. HVDA551 and HVDA553 have internal pullup to V_{IO} on the STB pin. If the STB pin is open, the pin is pulled high and the device is in standby mode.

Table	5	Receiver	Function	Table
IUDIC	J.		I UIIGUOII	I abic

DEVICE MODE	CAN DIFFERENTIAL INPUTS V _{ID} = V(CANH) - V(CANL)	BUS STATE	RXD PIN ⁽¹⁾
Standby with RXD	V _{ID} ≥ 1.15 V	DOMINANT	L
wake-up request (HVDA551, HVDA553) ⁽²⁾	$0.4 \text{ V} < \text{V}_{\text{ID}} < 1.15 \text{ V}$?	?
	V _{ID} ≤ 0.4 V	RECESSIVE	Н
	V _{ID} ≥ 0.9 V	DOMINANT	L
NORMAL	$0.5 \text{ V} < \text{V}_{\text{ID}} < 0.9 \text{ V}$?	?
	V _{ID} ≤ 0.5 V	RECESSIVE	Н
ANY	Open	N/A	Н

⁽¹⁾ H = high level, L = low level, X = irrelevant, ? = indeterminate.

⁽¹⁾ H = high level, L = low level, X = irrelevant, Y = common-mode bias to GND, Z = common-mode bias

While STB is high (standby mode) the RXD output of the HVDA551 functions according to the levels above and the wake-up conditions shown in Figure 18 and Figure 19.

Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


9.1 Application Information

These CAN transceivers are typically used in applications with a host microprocessor or FPGA that includes the data link layer portion of the CAN protocol. The following typical application configurations are for both 5-V and 3.3-V microprocessor applications. The bus termination is shown for illustrative purposes.

9.2 Typical Applications

Some typical applications for the HVDA55x family are shown in the following sections.

9.2.1 3.3-V I/O Voltage Level in Low-Power Mode



5-V V_{CC} Not Required in Low-Power Mode

Figure 20. Typical Application Using the HVDA551 With 3.3-V I/O Voltage Level in Low-Power Mode

9.2.1.1 Design Requirements

The ISO 11898-2 Standard specifies a maximum bus length of 40 m and maximum stub length of 0.3 m. However, with careful design, users can have longer cables, longer stub lengths, and many more nodes to a bus. A large number of nodes requires transceivers with high input impedance such as the HVDA55x family of transceivers.

Many CAN organizations and standards have scaled the use of CAN for applications outside the original ISO 11898-2. They have made system-level trade-offs for data rate, cable length, and parasitic loading of the bus. Examples of some of these specifications are ARINC825, CANopen, DeviceNet, and NMEA2000.



Typical Applications (continued)




Figure 21. Typical CAN Bus

9.2.1.2 Detailed Design Procedure

The ISO 11898 standard specifies the interconnect to be a twisted pair cable (shielded or unshielded) with $120-\Omega$ characteristic impedance (Z_O). Resistors equal to the characteristic impedance of the line must be used to terminate both ends of the cable to prevent signal reflections. Unterminated drop lines (stubs) connecting nodes to the bus must be kept as short as possible to minimize signal reflections. The termination may be on the cable or in a node, but if nodes may be removed from the bus, the termination must be carefully placed so that two terminations always exist on the network.

Termination may be a single $120-\Omega$ resistor at the end of the bus, either on the cable or in a terminating node. If filtering and stabilization of the common-mode voltage of the bus is desired, then split termination may be used (see Figure 22). Split termination improves the electromagnetic emissions behavior of the network by eliminating fluctuations in the bus common-mode voltages at the start and end of message transmissions.




Figure 22. CAN Bus Termination Concepts

The family of transceivers have variants for both 5-V-only applications, and applications where level shifting is needed for a 3.3-V microontroller.



Typical Applications (continued)




Figure 23. Typical Application Using the HVDA553 With SPLIT Termination Diagram

9.2.1.2.1 Loop Propagation Delay

Transceiver loop delay is a measure of the overall device propagation delay and consists of the delay from driver input (TXD pin) to differential outputs (CANH and CANL), plus the delay from the receiver inputs (CANH and CANL) to the RXD output pin.

In Figure 24 is displayed the loop delay at 1 Mbps with V_{IO} equal to 3.3 V





Figure 24. t_LOOP Delay

9.2.1.3 Application Curves





10 Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, each supply must be decoupled with a 100-nF ceramic capacitor placed as close to the V_{CC} supply pins as possible. Either a linear regulator or switched-mode power supply may be used. Power and ground nets must be routed on the PCB using planes or wide traces so that series resistance and inductance are minimized.

11 Layout

11.1 Layout Guidelines

HVDA551 and HVDA553 families come with high on-chip IEC ESD protection, but if higher levels are desired, external TVS diodes can be used. TVS diodes and bus-filtering capacitors must be placed as close as possible to board connectors to prevent noisy transient events into PCB. Placement at the connector also prevents these harsh transient events from propagating further into the PCB and system. Use $V_{\rm CC}$ and ground planes to provide low inductances. High frequency current follows the path of least impedance and not the path of least resistance. TI recommends designing the bus protection components in the direction of the signal path. Do not force transient current to divert from signal path to reach protection device.

- Place the protection and filtering circuitry as close to the bus connector, J1, to prevent transients, ESD and noise from propagating onto the board. In this layout example, a transient voltage suppression (TVS) device, D1, has been used for added protection. The production solution can be either bidirectional TVS diode or varistor with ratings matching the application requirements. This example also shows optional bus filter capacitors C4 and C5. Additionally (not shown) a series common mode choke (CMC) can be placed on the CANH and CANL lines between the transceiver U1 and connector J1.
- Design the bus protection components in the direction of the signal path. Do not force the transient current to divert from the signal path to reach the protection device.
- Use supply (V_{CC}) and ground planes to provide low inductance.

NOTE

High-frequency currents follows the path of least impedance and not the path of least resistance.

 Use at least two vias for supply (V_{CC}) and ground connections of bypass capacitors and protection devices to minimize trace and via inductance.

- Bypass and bulk capacitors must be placed as close as possible to the supply terminals of transceiver, examples are C1 and C2 on the V_{CC} supply and C6 and C7 on the V_{IO} supply.
- Bus termination: this layout example shows split termination. This is where the termination is split into two
 resistors, R6 and R7, with the center or split tap of the termination connected to ground through capacitor C3.
 Split termination provides common-mode filtering for the bus. When bus termination is placed on the board
 instead of directly on the bus, take additional care to ensure the terminating node is not removed from the bus
 thus also removing the termination.
- To limit current of digital lines, serial resistors may be used. Examples are R2, R3, and R4. These are not required.
- Terminal 1: R1 is shown optionally for the TXD input of the device. If an open-drain host processor is used, this is mandatory to ensure the bit timing into the device is met.
- Terminal 5: For devices with a VIO input, bypass capacitors must be placed as close to the pin as possible (example C6 and C7). In devices without a VIO input, this pin is not internally connected and can be left floating or tied to any existing net (for example, a split pin connection).
- Terminal 8 is shown assuming the mode terminal, STB, will be used. If the device is only used in normal mode, R4 is not needed and R5 could be used for the pulldown resistor to GND.

11.2 Layout Example




Figure 27. HVDA551 Layout Example Recommendation



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

I_{IO} Quiescent Current in Standby / Silent Mode (SLLZ073)

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 6. Related Links

PARTS	PRODUCT FOLDER	PRODUCT FOLDER SAMPLE & BUY		TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
HVDA551-Q1	Click here	Click here	Click here	Click here	Click here	
HVDA553-Q1	Click here	Click here	Click here	Click here	Click here	

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Community Resource

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2013–2016, Texas Instruments Incorporated



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
HVDA551QDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	H551Q	Samples
HVDA553QDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	H553Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
HVDA551QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
HVDA553QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022



*All dimensions are nominal

	Device	Package Type	kage Type Package Drawing		SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	HVDA551QDRQ1	SOIC	D	8	2500	356.0	356.0	35.0	
ı	HVDA553QDRQ1	SOIC	D	8	2500	356.0	356.0	35.0	

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated