

QUICKSWITCH[®] PRODUCTS 2.5V / 3.3V 10-BIT HIGH BANDWIDTH BUS SWITCH


FEATURES:

- N channel FET switches with no parasitic diode to Vcc
 - Isolation under power-off conditions
 - No DC path to Vcc or GND
 - 5V tolerant in OFF and ON state
- 5V tolerant I/Os
- Low Ron 4Ω typical
- · Flat Row characteristics over operating range
- Rail-to-rail switching 0 5V
- Bidirectional dataflow with near-zero delay: no added ground bounce
- Excellent Ron matching between channels
- Vcc operation: 2.3V to 3.6V
- High bandwidth up to 500MHz
- LVTTL-compatible control Inputs
- · Undershoot Clamp Diodes on all switch and control Inputs
- Low I/O capacitance, 4pF typical
- Available in QSOP and TSSOP packages

APPLICATIONS:

- · Hot-swapping
- 10/100 Base-T, Ethernet LAN switch
- · Low distortion analog switch
- · Replaces mechanical relay
- ATM 25/155 switching

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

DESCRIPTION:

The QS3VH384 HotSwitch is a high bandwidth, 10-bit bus switch. The QS3VH384 has very low ON resistance, resulting in under 250ps propagation delay through the switch. Two banks of five switches are controlled by independent ($x\overline{OE}$), LVTTL compatible signals for bidirectional data flow with no added delay or ground bounce. In the ON state, the switch can pass signals up to 5V. In the OFF state, the switches offer very high impedence at the terminals.


The combination of near-zero propagation delay, high OFF impedance, and over-voltage tolerance makes the QS3VH384 ideal for high performance communications applications.

The QS3VH384 is characterized for operation from -40°C to +85°C.

SEPTEMBER 2008

INDUSTRIAL TEMPERATURE RANGE

PIN CONFIGURATION



QSOP/ TSSOP TOP VIEW

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
VTERM ⁽²⁾	SupplyVoltage to Ground	-0.5 to +4.6	V
VTERM ⁽³⁾	DC Switch Voltage Vs	-0.5 to +5.5	V
VTERM ⁽³⁾	DC Input Voltage VIN	-0.5 to +5.5	V
VAC	AC Input Voltage (pulse width ≤20ns)	ዻ	V
Ιουτ	DC Output Current (max. sink current/pin)	120	mA
Tstg	Storage Temperature	–65 to +150	°C

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Vcc terminals.

3. All terminals except Vcc .

CAPACITANCE	(TA = +25°C, F = 1MHz, VIN = 0V, VOUT = 0V)
-------------	---

Symbol	Parameter ⁽¹⁾	Тур.	Max.	Unit
CIN	Control Inputs	3	5	рF
CI/O	Quickswitch Channels (Switch OFF)	4	6	рF
Cı/o	Quickswitch Channels (Switch ON)	8	12	pF

NOTE:

1. This parameter is guaranteed but not production tested.

PIN DESCRIPTION

Pin Names	I/O	Description	
A0 - A9	I/O	Bus A	
B0 - B9	I/O	Bus B	
10E, 20E	I	Output Enable	

FUNCTION TABLE(1)

10E	20E	B0 - B4	B5 - B9	Function
Н	Н	Z	Z	Disconnect
L	Н	A0 - A4	Z	Connect
Н	L	Z	A5 - A9	Connect
L	L	A0 - A4	A5 - A9	Connect

NOTE:

1. H = HIGH Voltage Level

L = LOW Voltage Level

Z = High-Impedence

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE


Following Conditions Apply Unless Otherwise Specified: Industrial: TA = -40°C to +85°C, Vcc = $3.3V \pm 0.3V$

Symbol	Parameter	Test C	onditions		Min.	Typ. ⁽¹⁾	Max.	Unit
Vih	Input HIGH Voltage	Guaranteed Logic HIGH	Vcc = 2.3V to 2.7	Ϋ́	1.7	—	_	V
		for Control Inputs	Vcc = 2.7V to 3.6	ïV	2	—	—	
Vil	Input LOW Voltage	GuaranteedLogicLOW	Vcc = 2.3V to 2.7	V	—	—	0.7	V
		for Control Inputs	Vcc = 2.7V to 3.6	ïV	—	—	0.8]
lin	Input Leakage Current (Control Inputs)	$0V \le VIN \le VCC$		—	—	±1	μA	
loz	Off-State Current (Hi-Z)	$0V \le VOUT \le 5V$, Switches OFF		—	—	±1	μA	
IOFF	Data Input/Output Power Off Leakage	VIN or VOUT 0V to 5V, Vcc =	VO		—	—	±1	μA
		Vcc = 2.3V	VIN = 0V	Ion = 30mA	—	6	8	
Ron	Switch ON Resistance	Typical at Vcc = 2.5V	VIN = 1.7V	Ion = 15mA	_	7	9	Ω
		Vcc = 3V	VIN = 0V	Ion = 30mA	_	4	6	
			VIN = 2.4V	Ion = 15mA	—	5	8	

NOTE:

1. Typical values are at Vcc = 3.3V and TA = 25° C.

TYPICAL ON RESISTANCE vs VIN AT Vcc = 3.3V



VIN (Volts)

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾	Min.	Тур.	Max.	Unit
lccq	Quiescent Power Supply Current	Vcc = Max., Vin = GND or Vcc, f = 0	—	2	4	mA
Δlcc	Power Supply Current ^(2,3) per Input HIGH	Vcc = Max., VIN = 3V, f = 0 per Control Input	—	—	30	μA
ICCD	Dynamic Power Supply Current ⁽⁴⁾	Vcc = 3.3V, A and B Pins Open, Control Inputs Toggling @ 50% Duty Cycle	s See Typical ICCD vs Enable Frequency graph be		graph below	

NOTES:


1. For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics.

2. Per input driven at the specified level. A and B pins do not contribute to Δ lcc.

3. This parameter is guaranteed but not tested.

4. This parameter represents the current required to switch internal capacitance at the specified frequency. The A and B inputs do not contribute to the Dynamic Power Supply Current. This parameter is guaranteed but not production tested.

TYPICAL ICCD vs ENABLE FREQUENCY CURVE AT VCC = 3.3V



ENABLE FREQUENCY (MHz)

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

TA = -40°C to +85°C

		$Vcc = 2.5 \pm 0.2V^{(1)}$		$Vcc = 3.3 \pm 0.3 V^{(1)}$		
Symbol	Parameter	Min. ⁽⁴⁾	Max.	Min. ⁽⁴⁾	Max.	Unit
tPLH	Data Propagation Delay ^(2,3)		0.2	—	0.2	ns
t PHL	Ax to/from Bx					
tPZL	Switch Turn-On Delay	1.5	7.5	1.5	7.5	ns
t PZH	XOE to Ax/Bx					
tPLZ .	Switch Turn-Off Delay	1.5	7	1.5	7	ns
t PHZ	XOE to Ax/Bx					
fxOE	Operating Frequency-Enable ^(2,5)		10		20	MHz

NOTES:

1. See Test Conditions under TEST CIRCUITS AND WAVEFORMS.


2. This parameter is guaranteed but not production tested.

3. The bus switch contributes no propagation delay other than the RC delay of the ON resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.2ns at CL = 50pF. Since this time constant is much smaller than the rise and fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.


4. Minimums are guaranteed but not production tested.

5. Maximum toggle frequency for \overline{xOE} control input (pass voltage > Vcc, VIN = 5V, RLOAD \geq 1M Ω , no CLOAD).


SOME APPLICATIONS FOR HOTSWITCH PRODUCTS



Rail-to-Rail Switching



Fast Ethernet Data Switching (LAN Switch)




Hot-Swapping


TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS

Symbol	$Vcc^{(1)}= 3.3V \pm 0.3V$	$Vcc^{(2)} = 2.5V \pm 0.2V$	Unit
Vload	6	2 x Vcc	V
Vih	3	Vcc	V
Vτ	1.5	Vcc/2	V
Vlz	300	150	mV
Vнz	300	150	mV
CL	50	30	pF



Propagation Delay



Test Circuits for All Outputs

DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

 $\mathsf{R} \tau$ = Termination resistance: should be equal to $\mathsf{Z} \mathsf{o} \mathsf{u} \tau$ of the Pulse Generator.


NOTES:

1. Pulse Generator for All Pulses: Rate \leq 10MHz; tF \leq 2.5ns; tR \leq 2.5ns.

2. Pulse Generator for All Pulses: Rate \leq 10MHz; tF \leq 2ns; tR \leq 2ns.

SWITCH POSITION

Test	Switch
tplz/tpzl	Vload
tрнz/tрzн	GND
tPD	Open




NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

Enable and Disable Times

ORDERING INFORMATION



Datasheet Document History

09/01/08	Pg. 4, 8	Revise ICCQ Typ. and Max. Add QSOP green package, remove non green package version and
		updated the ordering information by removing the "IDT" notation.
02/24/14	Pg. 8	Updated the Ordering Information by Adding Tape and Reel information.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners. **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <u>www.renesas.com/contact/</u>