

Data sheet acquired from Harris Semiconductor SCHS221D

November 1997 - Revised October 2003

# High-Speed CMOS Logic 8-Stage Synchronous Down Counters

#### Features

- Synchronous or Asynchronous Preset
- · Cascadable in Synchronous or Ripple Mode
- Fanout (Over Temperature Range)
  - Standard Outputs...... 10 LSTTL Loads
  - Bus Driver Outputs ............ 15 LSTTL Loads
- Wide Operating Temperature Range . . . -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
  - 2V to 6V Operation
  - High Noise Immunity:  $N_{IL}$  = 30%,  $N_{IH}$  = 30% of  $V_{CC}$  at  $V_{CC}$  = 5V
- HCT Types
  - 4.5V to 5.5V Operation
  - Direct LSTTL Input Logic Compatibility,
    V<sub>IL</sub>= 0.8V (Max), V<sub>IH</sub> = 2V (Min)
  - CMOS Input Compatibility,  $I_I \le 1 \approx A$  at  $V_{OL}$ ,  $V_{OH}$

#### **Ordering Information**

PART NUMBER	TEMP. RANGE (°C)	PACKAGE
CD54HC40103F3A	-55 to 125	16 Ld CERDIP
CD74HC40103E	-55 to 125	16 Ld PDIP
CD74HC40103M	-55 to 125	16 Ld SOIC
CD74HC40103MT	-55 to 125	16 Ld SOIC
CD74HC40103M96	-55 to 125	16 Ld SOIC
CD74HCT40103E	-55 to 125	16 Ld PDIP
CD74HCT40103M	-55 to 125	16 Ld SOIC
CD74HCT40103MT	-55 to 125	16 Ld SOIC
CD74HCT40103M96	-55 to 125	16 Ld SOIC

NOTE: When ordering, use the entire part number. The suffix 96 denotes tape and reel. The suffix T denotes a small-quantity reel of 250.

#### Description

The 'HC40103 and CD74HCT40103 are manufactured with high speed silicon gate technology and consist of an 8-stage synchronous down counter with a single output which is active when the internal count is zero. The 40103 contains a single 8-bit binary counter. Each has control inputs for enabling or disabling the clock, for clearing the counter to its maximum count, and for presetting the counter either synchronously or asynchronously. All control inputs and the TC output are active-low logic.

In normal operation, the counter is decremented by one count on each positive transition of the CLOCK (CP). Counting is inhibited when the  $\overline{\text{TE}}$  input is high. The  $\overline{\text{TC}}$  output goes low when the count reaches zero if the  $\overline{\text{TE}}$  input is low, and remains low for one full clock period.


When the  $\overline{PE}$  input is low, data at the P0-P7 inputs are clocked into the counter on the next positive clock transition regardless of the state of the  $\overline{TE}$  input. When the  $\overline{PL}$  input is low, data at the P0-P7 inputs are asynchronously forced into the counter regardless of the state of the  $\overline{PE}$ ,  $\overline{TE}$ , or CLOCK inputs. Input P0-P7 represent a single 8-bit binary word for the 40103. When the MR input is low, the counter is asynchronously cleared to its maximum count of 255<sub>10</sub>, regardless of the state of any other input. The precedence relationship between control inputs is indicated in the truth table.

If all control inputs except  $\overline{\text{TE}}$  are high at the time of zero count, the counters will jump to the maximum count, giving a counting sequence of  $100_{16}$  or  $256_{10}$  clock pulses long.


The 40103 may be cascaded using the  $\overline{\text{TE}}$  input and the  $\overline{\text{TC}}$  output, in either a synchronous or ripple mode. These circuits possess the low power consumption usually associated with CMOS circuitry, yet have speeds comparable to low power Schottky TTL circuits and can drive up to 10 LSTTL loads.

## **Pinout**

CD54HC40103 (CERDIP) CD74HC40103, CD74HCT40103 (PDIP, SOIC) TOP VIEW



## Functional Diagram



#### **TRUTH TABLE**

	CONTRO	L INPUTS								
MR	PL	PE	TE	PRESET MODE	ACTION					
1	1	1	1	Synchronous	Inhibit Counter					
1	1	1	0		Count Down					
1	1	0	Х		Preset On Next Positive Clock Transition					
1	0	Х	Х	Asynchronously	Preset Asychronously					
0	Х	Х	Х		Clear to Maximum Count					

<sup>1 =</sup> High Level.

Clock connected to clock input.

Synchronous Operation: changes occur on negative-to-positive clock transitions.

Load Inputs: MSB = P7, LSB = P0.

<sup>0 =</sup> Low Level.

X = Don't Care.

#### **Absolute Maximum Ratings**

DC Supply Voltage, V <sub>CC</sub> 0	.5V to 7V
DC Input Diode Current, I <sub>IK</sub>	
For $V_1 < -0.5V$ or $V_1 > V_{CC} + 0.5V$	±20mA
DC Output Diode Current, I <sub>OK</sub>	
For $V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$	±20mA
DC Output Source or Sink Current per Output Pin, IO	
For $V_O > -0.5V$ or $V_O < V_{CC} + 0.5V$	±25mA
DC V <sub>CC</sub> or Ground Current, I <sub>CC</sub>	±50mA

#### **Thermal Information**

Thermal Resistance (Typical, Note 1)	$\theta_{JA}$ (°C/W)
E (PDIP) Package	67
M (SOIC) Package	
Maximum Junction Temperature	150 <sup>0</sup> C
Maximum Storage Temperature Range	65°C to 150°C
Maximum Lead Temperature (Soldering 10s)	300°C
(SOIC - Lead Tips Only)	

#### **Operating Conditions**

Temperature Range, T <sub>A</sub> 55°C to 125°C
Supply Voltage Range, V <sub>CC</sub>
HC Types2V to 6V
HCT Types
DC Input or Output Voltage, V <sub>I</sub> , V <sub>O</sub> 0V to V <sub>CC</sub>
Input Rise and Fall Time
2V
4.5V 500ns (Max)
6V

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

1. The package thermal impedance is calculated in accordance with JESD 51-7.

#### **DC Electrical Specifications**

			TEST CONDITIONS			25°C		-40°C 1	O 85°C	-55°C T		
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES												
High Level Input	V <sub>IH</sub>	-	-	2	1.5	-	-	1.5	-	1.5	-	V
Voltage				4.5	3.15	•	-	3.15	-	3.15	-	V
				6	4.2	•	-	4.2	-	4.2	-	V
Low Level Input	V <sub>IL</sub>	-	-	2	-	-	0.5	-	0.5	-	0.5	V
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	V
				6	-	-	1.8	-	1.8	-	1.8	V
High Level Output	V <sub>OH</sub>	V <sub>IH</sub> or V <sub>IL</sub>	-0.02	2	1.9	-	-	1.9	-	1.9	-	V
Voltage CMOS Loads			-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
omeo Loado			-0.02	6	5.9	-	-	5.9	-	5.9	-	V
High Level Output	7		-	-	-	-	-	-	-	-	-	V
Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
			-5.2	6	5.48	-	-	5.34	-	5.2	-	V
Low Level Output	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	2	-	-	0.1	-	0.1	-	0.1	V
Voltage CMOS Loads			0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
			0.02	6	-	-	0.1	-	0.1	-	0.1	V
Low Level Output	1		-	-	-	-	-	-	-	-	-	V
Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
TTE Edads			5.2	6	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	II	V <sub>CC</sub> or GND	-	6	-	-	±0.1	-	±1	-	±1	∝A
Quiescent Device Current	Icc	V <sub>CC</sub> or GND	0	6	-	-	8	-	80	-	160	∝A

## DC Electrical Specifications (Continued)

	I I		ST TIONS	v <sub>cc</sub>	25°C			-40°C 1	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HCT TYPES												
High Level Input Voltage	V <sub>IH</sub>	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
Low Level Input Voltage	V <sub>IL</sub>	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
High Level Output Voltage CMOS Loads	Voн	V <sub>IH</sub> or V <sub>IL</sub>	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
High Level Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
Low Level Output Voltage CMOS Loads	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
Low Level Output Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	lį	V <sub>CC</sub> and GND	0	5.5	-	-	±0.1	-	±1	-	±1	∝A
Quiescent Device Current	Icc	V <sub>CC</sub> or GND	0	5.5	-	-	8	-	80	-	160	∝A
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	ΔI <sub>CC</sub> (Note 2)	V <sub>CC</sub> -2.1	-	4.5 to 5.5	-	100	360	-	450	-	490	∝A

#### NOTE:

### **HCT Input Loading Table**

INPUT	UNIT LOADS (NOTE)
P0-P7	0.20
TE, MR	0.40
СР	0.60
PE	0.80
PL	1.35

NOTE: Unit Load is  $\Delta I_{CC}$  limit specified in DC Electrical Table, e.g., 360 $\!\!\!\sim\!\!\!A$  max at 25°C.

#### **Prerequisite for Switching Specifications**

			25°C		-40°C T	O 85°C	-55°C T			
PARAMETER	SYMBOL	v <sub>cc</sub> (v)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES										
CP Pulse Width	t <sub>W</sub>	2	165	-	-	205	-	250	-	ns
		4.5	33	-	-	41	-	50	-	ns
		6	28	-	-	35	-	43	-	ns
PL Pulse Width	t <sub>W</sub>	2	125	-	-	155	-	190	-	ns
		4.5	25	-	-	31	-	38	-	ns
		6	21	-	-	26	-	32	-	ns

<sup>2.</sup> For dual-supply systems theoretical worst case ( $V_I$  = 2.4V,  $V_{CC}$  = 5.5V) specification is 1.8mA.

## Prerequisite for Switching Specifications (Continued)

				25°C		-40°C T	O 85°C	-55°C T		
PARAMETER	SYMBOL	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
MR Pulse Width	t <sub>W</sub>	2	125	-	-	135	-	190	-	ns
		4.5	25	-	-	31	-	38	-	ns
		6	21	-	-	26	-	32	-	ns
CP Max. Frequency	f <sub>CP(MAX)</sub>	2	3	-	-	2	-	2	-	MHz
(Note 3)		4.5	15	-	-	12	-	10	-	MHz
		6	18	-	-	14	-	12	-	MHz
P to CP Set-up Time	t <sub>SU</sub>	2	100	-	-	125	-	150	-	ns
		4.5	20	-	-	25	-	30	-	ns
		6	17	-	-	21	-	26	-	ns
PE to CP Set-up Time	t <sub>SU</sub>	2	75	-	-	95	-	110	-	ns
		4.5	15	-	-	19	-	22	-	ns
		6	13	-	-	16	-	19	-	ns
TE to CP Set-up Time	t <sub>SU</sub>	2	150	-	-	190	-	225	-	ns
		4.5	30	-	-	38	-	45	-	ns
		6	26	-	-	33	-	38	-	ns
P to CP Hold Time	t <sub>H</sub>	2	5	-	-	5	-	5	-	ns
		4.5	5	-	-	5	-	5	-	ns
		6	5	-	-	5	-	5	-	ns
TE to CP Hold Time	t <sub>H</sub>	2	0	-	-	0	-	0	-	ns
		4.5	0	-	-	0	-	0	-	ns
		6	0	-	-	0	-	0	-	ns
MR to CP Removal Time	<sup>t</sup> REM	2	50	-	-	65	-	75	-	ns
		4.5	10	-	-	13	-	15	-	ns
		6	9	-	-	11	-	13	-	ns
PE to CP Hold Time	t <sub>H</sub>	2	2	-	-	2	-	2	-	ns
		4.5	2	-	-	2	-	2	-	ns
		6	2	-	-	2	-	2	-	ns
HCT TYPES					•	•	•	•	•	
CP Pulse Width	t <sub>W</sub>	4.5	35	-	-	44	-	53	-	ns
PL Pulse Width	t <sub>W</sub>	4.5	43	-	-	54	-	65	-	ns
MR Pulse Width	t <sub>W</sub>	4.5	35	-	-	44	-	53	-	ns
CP Max. Frequency (Note 3)	f <sub>CP(MAX)</sub>	4.5	14	-	-	11	-	9	-	MHz
P to CP Set-up Time	t <sub>SU</sub>	4.5	24	-	-	30	-	36	-	ns
PE to CP Set-up Time	tsu	4.5	20	-	-	25	-	30	-	ns
TE to CP Set-up Time	tsu	4.5	40	-	-	50	-	60	-	ns
P to CP Hold Time	t <sub>H</sub>	4.5	5	-	-	5	-	5	-	ns
TE to CP Hold Time	t <sub>H</sub>	4.5	0	-	-	0	-	0	-	ns
MR to CP Removal Time	t <sub>REM</sub>	4.5	10	-	-	13	-	15	-	ns
PE to CP Hold Time	tH	4.5	2	-	-	2	-	2	-	ns

## Switching Specifications Input $t_{r}$ , $t_{f} = 6ns$

		TEST	V		25°C			C TO °C		C TO 5°C	
PARAMETER	SYMBOL	CONDITIONS	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES											•
Propagation Delay	t <sub>PLH</sub> ,	C <sub>L</sub> = 50pF	2	-	-	300	-	375	-	450	ns
CP to any $\overline{\text{TC}}$ (Async Preset)	t <sub>PHL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	60	-	75	-	90	ns
		C <sub>L</sub> = 15pF	5	-	25	-	·		-		ns
		C <sub>L</sub> = 50pF	6	-	-	51	i	64	-	77	ns
CP to TC (Sync Preset)	t <sub>PLH</sub> ,	C <sub>L</sub> = 50pF	2	-	-	300	-	375	-	450	ns
	t <sub>PHL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	60	-	75	-	90	ns
		C <sub>L</sub> = 15pF	5	-	25	-	-	-	-	-	ns
		C <sub>L</sub> = 50pF	6	-	-	51	-	64	-	77	ns
TE to TC	t <sub>PLH,</sub>	C <sub>L</sub> = 50pF	2	-	-	200	-	250	-	300	ns
	t <sub>PHL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	40	-	50	-	60	ns
		C <sub>L</sub> = 15pF	5	-	17	-	-	-	-	-	ns
		C <sub>L</sub> = 50pF	6	-	-	34	-	43	-	51	ns
PL to TC	t <sub>PLH</sub> ,	C <sub>L</sub> = 50pF	2	-	-	275	-	345	-	415	ns
	t <sub>PHL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	55	-	69	-	83	ns
		C <sub>L</sub> = 15pF	5	-	23	-	-	-	-	-	ns
		C <sub>L</sub> = 50pF	6	-	-	47	-	59	-	71	ns
MR to TC	tPLH, tPHL	C <sub>L</sub> = 50pF	2	-	-	275	-	345	-	415	ns
		C <sub>L</sub> = 50pF	4.5	-	-	55	-	69	-	83	ns
		C <sub>L</sub> = 15pF	5	-	23	-	-	-	-	-	ns
		C <sub>L</sub> = 50pF	6	-	-	47	-	59	-	71	ns
Output Transition Time	t <sub>TLH</sub> , t <sub>THL</sub>	C <sub>L</sub> = 50pF	2	-	-	75	-	95	-	110	ns
		C <sub>L</sub> = 50pF	4.5	-	-	15	-	19	-	22	ns
		C <sub>L</sub> = 50pF	6	-	-	13	-	16	-	19	ns
Input Capacitance	Cl	C <sub>L</sub> = 50pF	-	-	-	10	-	10	-	10	pF
CP Maximum Frequency	f <sub>MAX</sub>	C <sub>L</sub> = 15pF	5	-	25	-	-	-	-	-	MHz
Power Dissipation Capacitance (Notes 4, 5)	C <sub>PD</sub>	-	5	-	25	-	-	-	-	-	pF
HCT TYPES											
Propagation Delay											
CP to TC (Async Preset)	t <sub>PLH,</sub>	C <sub>L</sub> = 50pF	4.5	-	-	60	-	75	-	90	ns
	TIL	C <sub>L</sub> = 15pF	5	-	25	-	-	-	-	-	ns
CE to TC (Sync Preset)	t <sub>PLH,</sub>	C <sub>L</sub> = 50pF	4.5	-	-	63	-	79	-	95	ns
	, AHr	C <sub>L</sub> = 15pF	5	-	26	-	-	-	-	-	ns
TE to TC	t <sub>PLH</sub> ,	C <sub>L</sub> = 50pF	4.5	-	-	50	-	63	-	75	ns
	tPHL	C <sub>L</sub> = 15pF	5	-	21	-	-	-	-	-	ns
PL to TC	t <sub>PLH</sub> ,	C <sub>L</sub> = 50pF	4.5	-	-	68	-	85	-	102	ns
	tPHL	C <sub>L</sub> = 15pF	5	-	28	-	-	-	-	-	ns

#### Switching Specifications Input $t_r$ , $t_f = 6ns$ (Continued)

		TEST	V <sub>CC</sub>	25°C			-40°C TO 85°C		-55°C TO 125°C		
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
MR to TC	<sup>t</sup> PLH,	C <sub>L</sub> = 50pF	4.5	-	-	55	-	69	-	83	ns
	t <sub>PHL</sub>	C <sub>L</sub> = 15pF	5	-	23	-	-	-	-	-	ns
Output Transition Time	t <sub>THL</sub> , t <sub>TLH</sub>	C <sub>L</sub> = 50pF	4.5	-	-	15	-	19	-	22	ns
Input Capacitance	C <sub>IN</sub>	C <sub>L</sub> = 50pF	-	-	-	10	-	10	-	10	pF
CP Maximum Frequency	f <sub>MAX</sub>	C <sub>L</sub> = 15pF	5	-	25	-	-	-	-	-	MHz
Power Dissipation Capacitance (Notes 4, 5)	C <sub>PD</sub>	-	5	-	27	-	Ī	-	-	Ī	pF

#### NOTES:

3. Noncascaded operation only. With cascaded counters clock-to-terminal count propagation delays, count enables (PE or TE)-to-clock SET UP TIMES, and count enables (PE or TE)-to-clock HOLD TIMES determine maximum clock frequency. For example, with these HC devices:

$$C_{P} f_{MAX} = \frac{1}{\text{CP-to-}\overline{\text{TC}} \text{ prop delay} + \overline{\text{TE}}\text{-to-}CP \text{ Setup Time} + \overline{\text{TE}}\text{-to-}CP \text{ Hold Time}} = \frac{1}{60 + 30 + 0} \approx 11 \text{ MHz}$$

- 4. C<sub>PD</sub> is used to determine the dynamic power consumption, per package.
- 5.  $P_D = V_{CC}^2 f_i + C_L V_{CC}^2 f_o$  where  $f_i$  = Input Frequency,  $C_L$  = Output Load Capacitance,  $V_{CC}$  = Supply Voltage,  $f_o$  = Output Frequency.

## **Timing Diagrams**




FIGURE 1.

#### Test Circuits and Waveforms




FIGURE 2.




FIGURE 3.




FIGURE 4.




FIGURE 5.




FIGURE 6.






FIGURE 7.



NOTE: Outputs should be switching from 10%  $V_{CC}$  to 90%  $V_{CC}$  in accordance with device truth table. For  $f_{MAX}$ , input duty cycle = 50%.



NOTE: Outputs should be switching from 10%  $V_{CC}$  to 90%  $V_{CC}$  in accordance with device truth table. For  $f_{MAX}$ , input duty cycle = 50%.

FIGURE 8. HC CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH

FIGURE 9. HCT CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH

www.ti.com 14-Oct-2022

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9055301EA	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9055301EA CD54HC40103F3A	Samples
CD54HC40103F	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54HC40103F	Samples
CD54HC40103F3A	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9055301EA CD54HC40103F3A	Samples
CD74HC40103E	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC40103E	Samples
CD74HC40103EE4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC40103E	Samples
CD74HC40103M	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC40103M	Samples
CD74HC40103M96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC40103M	Samples
CD74HC40103MT	ACTIVE	SOIC	D	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC40103M	Samples
CD74HCT40103E	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT40103E	Samples
CD74HCT40103M	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT40103M	Samples
CD74HCT40103M96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT40103M	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

PACKAGE OPTION ADDENDUM

www.ti.com 14-Oct-2022

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD54HC40103, CD74HC40103:

Catalog: CD74HC40103

Enhanced Product: CD74HC40103-EP, CD74HC40103-EP

Military: CD54HC40103


#### NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC40103M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HCT40103M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1

www.ti.com 9-Aug-2022



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
CD74HC40103M96	SOIC	D	16	2500	340.5	336.1	32.0	
CD74HCT40103M96	SOIC	D	16	2500	340.5	336.1	32.0	

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022

#### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD74HC40103E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC40103E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC40103EE4	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC40103EE4	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC40103M	D	SOIC	16	40	507	8	3940	4.32
CD74HCT40103E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT40103E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT40103M	D	SOIC	16	40	507	8	3940	4.32

## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



## D (R-PDS0-G16)

#### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# D (R-PDSO-G16)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated