

## *Click [here](https://www.maximintegrated.com/en/storefront/storefront.html) to ask an associate for production status of specific part numbers.* **MAX77655 Low IQ SIMO PMIC with 4-Outputs Delivering up to 700mA Total Output Current**

## <span id="page-0-0"></span>**General Description**

The MAX77655 is a highly efficient, complete power supply for low-power, ultra-compact applications. It provides four programmable buck-boost switching regulator outputs using only one inductor. Operating from a single Li-ion battery, the MAX77655 delivers a total of 700mA output current (3.7 $V_{IN}$ , 1.8 $V_{OUT}$ ) in less than 40mm<sup>2</sup> solution size.

An integrated sequencer controls full startup while an I<sup>2</sup>C interface allows the MAX77655 to be dynamically configured and monitored.

This device is part of the single-inductor multiple-output (SIMO) product family.

## <span id="page-0-1"></span>**Applications**

- <span id="page-0-2"></span>● TWS Bluetooth™ Headphones/Hearables
- Fitness, Health, Activity Monitors, and Smart Watches
- Portable Devices
- Sensors Nodes and Consumer Internet of Things (IoT)

## **Benefits and Features**

- 4x Buck-Boost Regulators, 1x Inductor
- 2.5V to 5.5V Input Voltage Range
- 0.5V to 4.0V Output Voltage Range
- 700mA Total Output Current (3.7V<sub>IN</sub>, 1.8V<sub>OUT</sub>)
- Single-Inductor Multiple-Outputs (SIMO)
- Up to 90% Efficiency
	- 6.9μA Typical I<sub>Q</sub> with Two Outputs Enabled in Low-Power Mode
- $\bullet$  I<sup>2</sup>C Interface and Dedicated Enable Pin
- **Flexible Power Sequencer (FPS)**
- 1.99mm x 1.99mm, 16-Bumps, 0.5mm Pitch Wafer-Level Package (WLP)
	- < 40mm2 Solution Size

## **Simplified Block Diagram**



*Bluetooth is a trademark of Bluetooth SIG, Inc* 

*[Ordering Information](#page-59-0) appears at end of data sheet. 19-100853; Rev 2; 5/22*

© 2022 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.

One Analog Way, Wilmington, MA 01887 U.S.A. | Tel: 781.329.4700 | © 2022 Analog Devices, Inc. All rights reserved.

## **MAX77655**

# Low I<sub>Q</sub> SIMO PMIC with 4-Outputs Delivering up to 700mA Total Output Current

## **TABLE OF CONTENTS**



## **MAX77655**

# Low I<sub>Q</sub> SIMO PMIC with 4-Outputs Delivering up to 700mA Total Output Current

## TABLE OF CONTENTS (CONTINUED)



## **MAX77655**

# Low I<sub>Q</sub> SIMO PMIC with 4-Outputs Delivering up to 700mA Total Output Current



## LIST OF FIGURES



## LIST OF TABLES



## <span id="page-6-0"></span>**Absolute Maximum Ratings**





- **Note 1:** Do not repeatedly hot-plug a source to the IN terminal at a rate greater than 10Hz. Hot plugging low impedance sources results in an  $\sim$ 8A momentary ( $\sim$ 2µs) current spike.
- **Note 2:** Do not externally bias LXA or LXB. LXA has internal clamping diodes to PGND and IN. LXB has an internal low-side clamping diode to PGND and an internal high-side clamping diode that dynamically connects to a selected SIMO output. It is normal for these diodes to briefly conduct during switching events. When the SIMO regulator is disabled, the LXB to PGND absolute maximum voltage is -0.3V to  $\rm V_{SBBx}$  + 0.3V.
- **Note 3:** When the active discharge resistor is engaged, limit its power dissipation to an average of 10mW. For example, consider the case where the active discharge resistance is discharging the output capacitor each time the regulator turns off; the 10mW<br>limit allows you to discharge 80μF of capacitance charged to 5V every 100ms (P = 1/2 x C x V<sup>2</sup>/t 10mW).

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for *extended periods may affect device reliability.* 

## <span id="page-6-1"></span>**Package Information**

### <span id="page-6-2"></span>**16 WLP 0.5mm Pitch**



For the latest package outline information and land patterns (footprints), go to *[www.maximintegrated.com/packages](http://www.maximintegrated.com/packages)*. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to *[www.maximintegrated.com/thermal-tutorial](http://www.maximintegrated.com/thermal-tutorial)*.

## <span id="page-7-0"></span>**Electrical Characteristics—Global Resources**

(V<sub>IN</sub> = 3.7V, limits are 100% production tested at T<sub>A</sub> = +25°C, limits over the operating temperature range (T<sub>A</sub> = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)



## **Electrical Characteristics—Global Resources (continued)**

(V<sub>IN</sub> = 3.7V, limits are 100% production tested at T<sub>A</sub> = +25°C, limits over the operating temperature range (T<sub>A</sub> = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)



<span id="page-8-1"></span>**Note 4:** Programmed at Maxim's factory.

## <span id="page-8-0"></span>**Electrical Characteristics—SIMO Buck-Boost**

(V<sub>IN</sub> = 3.7V, C<sub>SBBx</sub> = 22µF, L = 1.5µH, limits are 100% production tested at T<sub>A</sub> = +25°C, limits over the operating temperature range ( $T_A$  = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)



## **Electrical Characteristics—SIMO Buck-Boost (continued)**

(V<sub>IN</sub> = 3.7V, C<sub>SBBx</sub> = 22μF, L = 1.5μH, limits are 100% production tested at T<sub>A</sub> = +25°C, limits over the operating temperature range  $(T_A = -40^{\circ}C$  to +85°C) are guaranteed by design and characterization, unless otherwise noted.)



# <span id="page-10-0"></span>**Electrical Characteristics—I2C Serial Interface**

(V<sub>IN</sub> = 3.7V, limits are 100% production tested at T<sub>A</sub> = +25°C, limits over the operating temperature range (T<sub>A</sub> = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)



# **Electrical Characteristics—I2C Serial Interface (continued)**

(V<sub>IN</sub> = 3.7V, limits are 100% production tested at T<sub>A</sub> = +25°C, limits over the operating temperature range (T<sub>A</sub> = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)



<span id="page-11-0"></span>**Note 5:** Design guidance only. Not production tested.

## <span id="page-12-0"></span>**Typical Operating Characteristics**



## **Typical Operating Characteristics (continued)**



## **Typical Operating Characteristics (continued)**



## **Typical Operating Characteristics (continued)**











## <span id="page-16-0"></span>**Pin Configuration**

### **MAX77655**

<span id="page-16-1"></span>

## <span id="page-16-2"></span>**Pin Description**



## **Pin Description (continued)**



## <span id="page-18-0"></span>**Detailed Description**

The MAX77655 provides a power management solution for low-power applications. A single-inductor, multiple output (SIMO) buck-boost regulator efficiently provides four independently programmable power rails (see [Table 1](#page-18-3)).

A bidirectional I2C serial interface allows for configuring and checking the status of the device. An internal on/off controller provides power sequencing and supervisory functionality for the device.

### <span id="page-18-3"></span>**Table 1. Regulator Summary**



*\*Shared capacity with other SBBx channels. See the [SIMO Supported Output Current](#page-35-1) section for more information.* 

### <span id="page-18-1"></span>**Part Number Decoding**

The MAX77655 has different one-time programmable (OTP) options and variants to support a variety of applications. The OTP options set default settings such as output voltage. See [Figure 1](#page-18-2) for how to identify these. [Table 2](#page-19-1) lists all available OTP options. Refer to *[Maxim Integrated Naming Convention](https://www.maximintegrated.com/en/design/packaging/package-information/maxim-naming-conventions.html)* for more details.

<span id="page-18-2"></span>

*Figure 1. Part Number Decode* 

## <span id="page-19-1"></span>**Table 2. OTP Options Table**



## <span id="page-19-0"></span>**Support Materials**

The following support materials are available for this device:

- MAX77655 *[Register Map](#page-50-1)*: Full table of registers that can be read from or written to by <sup>12</sup>C.
- MAX77655 *[Programmer's Guide](https://www.maximintegrated.com/AN7278)*: Basic software implementation advice.
- MAX77655 *[SIMO Calculator](https://www.maximintegrated.com/products/MAX77655)*: Tool to determine if a given set of voltages and currents are supported. The tool can be found under Design Resources in the product web page.

### <span id="page-20-0"></span>**Top-Level Interconnect Simplified Diagram**

[Figure 2](#page-20-1) shows the same major blocks as the *[Typical Applications Circuit](#page-59-2)* with an increased emphasis on the routing between each block. This diagram is intended to familiarize the user with the landscape of the device. Many of the details associated with these signals are discussed throughout the data sheet. At this stage of the data sheet, note the addition of the main bias and clock block that are not shown in the *[Typical Applications Circuit](#page-59-2)*. The main bias and clock block provides voltage, current, and clock references for other blocks as well as many resources for the top-level digital control.

<span id="page-20-1"></span>

*Figure 2. Top-Level Interconnect Simplified Diagram* 

# MAX77655  $\blacksquare$  Low  $\mathsf{I}_{\Omega}$  SIMO PMIC with 4-Outputs Delivering up to 700mA Total Output Current

## <span id="page-21-0"></span>**Detailed Description—Global Resources**

The global resources encompass a set of circuits that serve the entire device and ensure safe, consistent, and reliable operation.

### <span id="page-21-1"></span>**Features and Benefits**

- Voltage Monitors
	- IN power-on-reset (POR) comparator generates a reset signal upon power-up
	- IN undervoltage ensures repeatable behavior when power is applied to and removed from the device
	- IN overvoltage monitor inhibits operation with overvoltage power sources to ensure reliability in faulty environments
- Thermal Monitors
	- +145°C junction temperature shutdown
- Manual Reset
	- 8s or 16s period
- Wake-up Events
- nEN input assertion
- **Interrupt Handler**
- All interrupts are maskable
- Push-Button/Slide-Switch/Logic On-Key (nEN)
	- Configurable push-button/slide-switch/logic functionality
	- 100μs or 30ms debounce timer interfaces directly with mechanical switches
- On/Off Controller
	- Startup/Shutdown sequencing
	- Programmable sequencing slots
- nIRQ Digital Output for Interrupts

### <span id="page-21-2"></span>**Voltage Monitors**

The device monitors the input voltage  $(V_{\text{IN}})$  to ensure proper operation using three comparators (POR, UVLO, and OVLO). These comparators include hysteresis to prevent their outputs from toggling between states during noisy system transitions.

### <span id="page-21-3"></span>**IN POR Comparator**

The IN POR comparator monitors V<sub>IN</sub> and generates a power-on reset signal (POR). When V<sub>IN</sub> is below V<sub>POR</sub>, the device is held in reset (RST = 1, POR = 1). When  $V_{\text{IN}}$  rises above  $V_{\text{POR}}$ , the device enters shutdown state (RST = 1, POR = 0). See  $Figure 6$  and [Table 3](#page-26-2) for more details.

### <span id="page-21-4"></span>**IN Undervoltage Lockout Comparator**

The IN undervoltage lockout (UVLO) comparator monitors  $V_{N}$  and generates an INUVLO signal when the V<sub>IN</sub> falls below the UVLO threshold. The INUVLO signal is provided to the top-level digital controller. See [Figure 6](#page-26-1) and [Table 3](#page-26-2) for additional information regarding the UVLO comparator:

- When the device is in the Shutdown state, the UVLO comparator is disabled.
- When transitioning out of the Shutdown state, the UVLO comparator is enabled allowing the device to check for sufficient input voltage. If V<sub>IN</sub> is above the UVLO rising threshold and a wake-up signal is received, the device can transition to the Resource On state; otherwise, the device transitions back to the Shutdown state.

# MAX77655  $\blacksquare$  Low  $\mathsf{I}_{\Omega}$  SIMO PMIC with 4-Outputs Delivering up to 700mA Total Output Current

### <span id="page-22-0"></span>**IN Overvoltage Lockout Comparator**

The device is rated for 5.5V maximum operating voltage  $(V_{IN})$  with an absolute maximum input voltage of 6.0V. An overvoltage lockout monitor increases the robustness of the device by inhibiting operation when the supply voltage is greater than V<sub>INOVLO</sub>. See **Figure 6** and [Table 3](#page-26-2) for additional information regarding the OVLO comparator:

● When the device is in the Shutdown state, the OVLO comparator is disabled.

### <span id="page-22-1"></span>**Thermal Monitors**

The MAX77655 has three global on-chip thermal sensors:

- Junction Temperature Alarm 1  $\rightarrow$  90 $^{\circ}$ C
- Junction Temperature Alarm  $2 \rightarrow 120^{\circ}$ C
- Junction Temperature Shutdown  $\rightarrow$  145°C

The junction temperature alarms have maskable rising interrupts as well as status bits (see the *[Register Map](#page-51-0)* section for more information). Unmasking these thermal alarms is recommended for all systems. If the first alarm is triggered, the system software should attempt to lower system power dissipation. If the second alarm is triggered, then attempts to lower the power dissipation were unsuccessful and the system software should turn the device off. Finally, if the junction temperature rises to junction temperature shutdown, then the MAX77655 sets the ERCFLAG.TOVLD bit and automatically turns itself off.

After a junction temperature shutdown event, the system can be enabled again. The system software can read the ERCFLAG register during initialization to see ERCFLAG.TOVLD = 1 and log that an extreme thermal event has occurred.

### <span id="page-22-2"></span>**Thermal Shutdown**

The MAX77655 has on-chip thermal sensors to monitor thermal overloads. The thermal overload alarm generates a TOVLD signal when the junction temperature exceeds +145°C (TJ<sub>OVLD</sub>). The on/off controller provides TOVLD. When TOVLD is asserted, the on/off controller forces system reset which disables all functions of the MAX77655. Once all functions are disabled, a wake-up event is required to turn the MAX77655 on again. In the event that a wake-up event turns the MAX77655 on when the junction temperature is still above +145°C, the MAX77655's on/off controller promptly forces system reset which disables all functions again. The thermal monitoring function is sampled in low-power mode to save quiescent current. The host can check if a temperature overload occurred by reading the ERCFLAG.TOLVD flag.

### <span id="page-22-3"></span>**Chip Identification**

Different one-time programmable (OTP) variants of the MAX77655 offer different settings such as settings for default output voltages or power sequencing. These OTP variants are identified by the Chip Identification number, which can be read in the CID register.

### <span id="page-22-4"></span>**nEN Enable Input**

The nEN is an active-low, internally debounced digital input that typically comes from the system's on-key. The debounce time is programmable with CNFG\_GLBL\_A.DBEN\_nEN. The primary purpose of this input is to generate a wake-up signal for the PMIC, turning on the regulators. Maskable rising/falling interrupts are available for nEN (INTM\_GLBL.nEN\_R and INTM\_GLBL.nEN\_F) for alternate functionality.

The nEN input can be configured to work with a push-button (CNFG\_GLBL\_A.nEN\_MODE[1:0] = 0x0), a slide-switch (CNFG\_GLBL\_A.nEN\_MODE[1:0] = 0x1), or a logic output of an external device (CNFG\_GLBL\_A.nEN\_MODE[1:0] = 0x2). See [Figure 3](#page-23-2) for more information. In both push-button mode and slide-switch mode, the on/off controller looks for a falling edge on the nEN input to initiate a power-up sequence. In logic mode, the on/off controller initiates a power-up or power-down sequence depending on the nEN value. There is no debouncing for logic mode.

### <span id="page-23-0"></span>**nEN Manual Reset**

The nEN works as a manual reset input when the on/off controller is in the "Resource On" state. The manual reset function is useful for forcing a power-down in case communication with the processor fails. When nEN is configured for push-button mode and the input is asserted (nEN = LOW) for an extended period ( $t_{MRST}$ ), the on/off controller initiates a power-down sequence and goes to shutdown mode. When nEN is configured for slide-switch mode and the input is deasserted (nEN = HIGH) for an extended period ( $t_{MRT}$ ), the on/off controller initiates a power-down sequence and goes to shutdown mode. Logic mode does not depend on a manual reset time ( $t_{MRT}$ ), so when nEN is pulled high, the on/off controller initiates a power-down sequence and goes to shutdown mode. In all modes, the ERCFLAG.MRST flag sets to indicate a reset occurred.

#### <span id="page-23-1"></span>**nEN Triple-Functionality: Push-Button vs. Slide-Switch vs. Logic**

The nEN digital input can be configured to work with a push-button switch, a slide-switch, or a logic output. Figure 3 shows nEN's triple functionality for power-on sequencing and manual reset.

<span id="page-23-2"></span>

*Figure 3. nEN Usage Timing Diagram* 

# MAX77655  $\blacksquare$  Low  $\mathsf{I}_{\Omega}$  SIMO PMIC with 4-Outputs Delivering up to 700mA Total Output Current

### <span id="page-24-0"></span>**Debounced Input**

The nEN is debounced on both rising and falling edges to reject undesired transitions. The input must be at a stable logic level for the entire debounce period for the output to change its logic state. [Figure 4](#page-24-3) shows an example timing diagram for the nEN debounce.

<span id="page-24-3"></span>

*Figure 4. Debounced Input* 

#### <span id="page-24-1"></span>**nEN Internal Pullup Resistors to VIN**

The nEN logic thresholds are referenced to  $V_{IN}$ . There is an internal pullup resistor between nEN and  $V_{IN}$  (R<sub>nEN PU</sub>), which can be enabled by setting  $CNFG\_GEBL_A.PU_DIS = 0$ . See [Figure 5.](#page-24-4) While enabled, the pullup value is approximately 200kΩ. While PU\_DIS = 1, the nEN node has high impedance.

Applications using a slide-switch on-key or push-pull digital output connected to nEN can reduce quiescent current consumption by disabling the pullup resistor. Applications using normally-open, momentary, and push-button on-keys (as shown in [Figure 5\)](#page-24-4) can use the internal resistor to avoid external components.

<span id="page-24-4"></span>

*Figure 5. nEN Pullup Resistor Configuration* 

### <span id="page-24-2"></span>**Interrupts (nIRQ)**

Several status, interrupt, and interrupt mask registers monitor key information and update when an interrupt event has occurred. See the *[Register Map](#page-51-0)* section for a comprehensive list of all interrupt bits and status registers.

Depending on OTP, some or all interrupts are masked by default. Initialization software should unmask interrupts of interest.

# MAX77655  $\blacksquare$  Low  $\mathsf{I}_{\Omega}$  SIMO PMIC with 4-Outputs Delivering up to 700mA Total Output Current

The nIRQ is an active-low, open-drain output typically routed to a processor's interrupt input for triggering off interrupt events. When any unmasked interrupt occurs, this pin is asserted (LOW). A pullup resistor is required for this signal, and is typically found inside the host processor. If one is unavailable, a board-mounted pullup resistor is required.

### <span id="page-25-0"></span>**On/Off Controller**

The on/off controller monitors multiple power-up (wake-up) and power-down (shutdown) conditions to enable or disable resources that are necessary for the system and its processor to move between its operating modes.

Many systems have one power management controller and one processor and rely on the on/off controller to be the master controller. In this case, the on/off controller receives the wake-up events and enables some or all of the regulators in order to power up a processor. That processor then manages the system. To conceptualize this operation, see Figure [6](#page-26-1) and [Table 3](#page-26-2). A typical path through the on/off controller during power-up is:

- 1. Apply power to IN and start in the Shutdown state.
- 2. Press the system's on-key (nEN = LOW) and follow transitions 2, 3A, and 4 to the Resource On state.
- 3. The device performs its desired functions in the Resource On state. When a manual reset occurs, the device follows transitions 5A, 6, and 10 to the Shutdown state.

Some systems have several power management blocks, a main processor, and subprocessors. These systems can use this device as a subpower management block for a peripheral portion of circuitry as long as there is an I<sup>2</sup>C port available from a higher level processor. To conceptualize this slave operation, see [Figure 6](#page-26-1) and [Table 3](#page-26-2). Optionally, to avoid delay from debouncing the nEN pin, systems should use the MAX77655 with nEN configured to be in logic mode (CNFG\_GLBL\_A.nEN\_MODE[1:0] = 0b10) by OTP. A typical path through the on/off controller used in this way is:

- 1. Apply power to IN and start in the Shutdown state.
- 2. When the higher level processor wants to turn on this device's resources, it pulls nEN LOW to follow transitions 2, 3A, and 4 to the Resource On state.
- 3. The higher level processor can control this device's resources with I2C commands (e.g., turn on/off regulators).
- 4. When the higher level processor is ready to turn this device off, it turns off everything through the I<sup>2</sup>C either with a software command (CNFG\_GLBL\_B.SFT\_CTRL[1:0]) or pulling nEN high to transition along paths 5A, 6, and 10 to the Shutdown state.
- 5. If the higher level processor wants to power down outputs on the FPS but keep the bias enabled (for I2C communication), it sends a SFT\_STBY command (CNFG\_GLBL\_B.SFT\_CTRL[1:0] = 0x3) to transition along paths 5B and 6 to the Standby state.
- 6. Afterward, to exit standby state, the processor sends a SFT\_EXIT\_STBY command (CNFG GLBL B.SFT CTRL[1:0] = 0x4) to transition along path 7 back to the wake-up action, eventually going back to the Resource On state.

### <span id="page-26-0"></span>**Top Level On/Off Controller**

<span id="page-26-1"></span>

*Figure 6. On/Off Controller State Diagram* 

## <span id="page-26-2"></span>**Table 3. On/Off Controller Transition/State**



## **Table 3. On/Off Controller Transition/State (continued)**



### <span id="page-27-0"></span>**Internal Wake-Up Flags**

After transitioning to the shutdown state because of a reset, to allow the device to power-up again, internal wake-up flags are set to remember the wake-up request. In Figure  $6$  and [Table 3](#page-26-2), these internal wake-up flags trigger transition 2. The internal wake-up flags are set when any of the following happen:

- While in push-button or slide-switch mode, nEN is debounced (see the *[nEN Enable Input](#page-22-4)* section)
	- For example, after a push-button is pressed or a slide-switch is switched to HIGH
- While in logic mode, nEN is LOW (see the *[nEN Enable Input](#page-22-4)* section)
- Software Cold Reset command sent (CNFG\_GLBL.SFT\_CTRL[1:0] = 0b01)

### <span id="page-28-0"></span>**On/Off Controller Actions**

<span id="page-28-1"></span>

*Figure 7. On/Off Controller Actions* 

#### <span id="page-29-0"></span>**Flexible Power Sequencer**

The flexible power sequencer (FPS) allows resources to power up under hardware or software control. Additionally, each resource can power up independently or among a group of other regulators with adjustable power-up and power-down slots (sequencing). [Figure 8](#page-29-2) shows four resources powering up under the control of the flexible power sequencer.

The flexible sequencing structure consists of one master sequencing timer and four slave resources (SBB0, SBB1, SBB2 and SBB3). When the FPS is enabled, a master timer generates four sequencing events for device power-up and powerdown.

Therefore, the power-down sequence has a total delay up to 195.24ms (60ms + 4 x 2.56ms power-down slot delays + 125ms output discharge delay). If issuing the Software Cold Reset (CNFG\_GLBL\_A.SFT\_CTRL[1:0]), wait more than 200ms before issuing additional commands through the  ${}^{12}C$ .

<span id="page-29-2"></span>

*Figure 8. Flexible Power Sequencer Basic Timing Diagram* 

### <span id="page-29-1"></span>**Startup Timing Diagram Due to nEN**

<span id="page-29-3"></span>

*Figure 9. Startup Timing Diagram Due to nEN* 

# MAX77655  $\blacksquare$  Low  $\mathsf{I}_{\mathsf{Q}}$  SIMO PMIC with 4-Outputs Delivering up to 700mA Total Output Current

### <span id="page-30-0"></span>**Applications Information**

#### <span id="page-30-1"></span>**LPM vs. NPM**

In low-power mode, the MAX77655 draws less quiescent current by sampling various signals instead of continuously monitoring them. The trade-off is higher output voltage ripple and slower transient response.

#### <span id="page-30-2"></span>**Things to Avoid**

The following sections describe use cases to avoid to ensure the MAX77655 operates without faults.

#### <span id="page-30-3"></span>**Switching from LPM to NPM**

Avoid switching from low-power mode to normal-power mode (writing CNFG\_GLBL\_A.BIAS\_LPM from 1 to 0). If switching from low-power mode to normal-power mode, the device may shut down from PVDD drooping below  $V_{POR}$ .

Switching from normal-power mode to low-power mode is okay.

## <span id="page-30-4"></span>**Detailed Description—SIMO Buck-Boost**

The device has a single-inductor, multiple-output (SIMO) buck-boost DC-to-DC converter designed for applications emphasizing low quiescent current and small solution size. A single inductor is used to regulate four separate outputs, saving board space while delivering total system efficiency better than equivalent power solutions using one buck and linear regulators.

For battery applications, the SIMO configuration utilizes the entire battery voltage range due to its ability to create output voltages that are above, below, or equal to the input voltage.

#### <span id="page-30-5"></span>**SIMO Features and Benefits**

- Four Output Channels
	- Ideal for Low-Power Designs
	- Delivers > 700mA at 1.8V Output from a 3.7V Input
	- ±2% Accurate Output Voltage
- Small Solution Size
	- Multiple Outputs from a Single Inductor
	- Small 22μF (0603) Output Capacitors
- Flexible and Easy to Use
	- Automatic Transitions Between Buck, Buck-Boost, and Boost Operating Modes
	- Programmable, On-Chip Active Discharge
- Long Battery Life
	- High Efficiency, 90% Efficiency at 1.8V Output
	- Better Total System Efficiency than a Discrete Buck + LDOs Solution
	- Low Quiescent Current: 0.3μA Typical for Each Additional Output in Low-Power Mode
	- Low Input Operating Voltage: 2.5V Minimum for Optimal Operation

## <span id="page-31-0"></span>**SIMO Simplified Block Diagram**

<span id="page-31-2"></span>

*Figure 10. SIMO Simple Block Diagram* 

### <span id="page-31-1"></span>**Inductor Valley Current**

The MAX77655 regulates inductor valley current or the lowest point in an inductor current cycle. Under light loads, in which inductor valley current is 0A, the SIMO regulator operates in discontinuous conduction mode (DCM). If DCM delivers insufficient energy to maintain any output voltage, the regulator switches to continuous conduction mode, raising valley current above 0A. As load current increases, the valley current also increases in discrete steps. [Figure 11](#page-31-3) below demonstrates how it increases or decreases with changing load current.

<span id="page-31-3"></span>

*Figure 11. Valley Current Control with Changing Load Current* 

## MAX77655  $\blacksquare$  Low  $\mathsf{I}_{\Omega}$  SIMO PMIC with 4-Outputs Delivering up to 700mA Total Output Current

See the *[Typical Operating Characteristics](#page-12-0)* section for examples.

### <span id="page-32-0"></span>**SIMO Control Scheme**

The SIMO buck-boost is designed to service multiple outputs simultaneously. A proprietary controller ensures that all outputs are serviced in a timely manner, even while multiple outputs are contending for the energy stored in the inductor. When no regulator needs service and low-power mode is enabled, the state machine rests in a low-power rest state.

### <span id="page-32-1"></span>**Drive Strength**

The SIMO regulator's drive strength for its internal power MOSFETs is adjustable using the CNFG\_SBB\_TOP.DRV\_SBB[1:0] bit field. Faster drive strength results in higher efficiency but requires stricter layout rules or shielding to avoid additional EMI. Slower settings limit EMI in non-ideal settings (e.g., contained layout, antennae adjacent to the device, etc.) but lower efficiency. Change the drive strength only once during system initialization.

### <span id="page-32-2"></span>**SIMO Channel Operating Mode**

Each SIMO channel can individually operate in one of three modes (buck, buck-boost, or boost) depending on the output voltage to input voltage ratio. The operating mode is automatically chosen based on the  $V_{SBBx}/V_{IN}$  ratio as shown in [Table 4.](#page-32-6)

### <span id="page-32-6"></span>**Table 4. SIMO Operating Mode Thresholds**



### <span id="page-32-3"></span>**Examples**

Given  $IN = 3.1V$ , SBB0 = 1.8V, SBB1 = 4.0V, SBB2 = 0.7V, and SBB3 = 3.3V, the operating mode for each channel is shown in [Table 5.](#page-32-7)

### <span id="page-32-7"></span>**Table 5. Operating Mode Examples**



#### <span id="page-32-4"></span>**Buck Mode**

When an output needs service, switch M3 x remains closed and M4 remains open (see [Figure 10](#page-31-2)). M1 and M2 are toggled as in a traditional buck converter. That is, M1 is closed and M2 is open to both deliver energy to the output and charge the inductor. Then M1 is open and M2 is closed to deliver energy stored in the inductor to the output.

#### <span id="page-32-5"></span>**Buck-Boost Mode**

Unlike traditional buck-boost regulators, the SIMO regulator uses a three-state buck-boost control scheme. First, M1 and M4 are closed to charge the inductor. Then M4 is open and M3  $\times$  is closed. This is similar to a buck regulator state, delivering energy to the output while continuing to charge the inductor. Finally, M1 is open and M2 is closed, delivering energy stored in the inductor to the output.

The second state improves efficiency in buck-boost mode compared to traditional control schemes.

# MAX77655  $\blacksquare$  Low  $\mathsf{I}_{\Omega}$  SIMO PMIC with 4-Outputs Delivering up to 700mA Total Output Current

### <span id="page-33-0"></span>**Boost Mode**

When an output needs service, switch M1 remains closed and M2 remains open. M3 x and M4 are toggled as in a traditional boost converter. That is, M3 x is open and M4 is closed to charge the inductor. Then, M3 x is closed and M4 is open to deliver energy to the output from both the input and the charged inductor.

### <span id="page-33-1"></span>**Channel-to-Channel Switching**

To lower output voltage ripple, the regulator might switch directly from one channel to another using a proprietary algorithm. During the transition from one channel to another, the LXB node is temporarily connected to ground.

### <span id="page-33-2"></span>**SIMO Soft-Start**

The soft-start feature of the SIMO limits inrush current during startup, achieved by limiting the slew rate of the output voltage during startup (dV/dt $_{SS}$ ).

More output capacitance results in higher input current surges during startup. The following example and set of equations describe this phenomenon during startup.

The current into the output capacitor ( $I_{CSBB}$ ) during soft-start is:

 $I_{\text{CSBB}} = C_{\text{SBB}} \frac{dV}{dt_{\text{sc}}}$ dt $_{\rm SS}$       (Equation 1)

where:

- C<sub>SBB</sub> is the capacitance on the output of the regulator
- $\bullet$  dV/dt<sub>SS</sub> is the voltage change rate of the output

The input current  $(I_{IN})$  during soft-start is:

 $I_{IN}$  = ( *I*CSBB + *I*LOAD) *V*SBBx *V*IN ξ       (Equation 2)

where:

- $\bullet$  I<sub>CSBB</sub> is from equation 1
- $\bullet$  I<sub>LOAD</sub> is the current consumed from the external load
- $\bullet$  V<sub>SBBx</sub> is the output voltage
- $\bullet$  V<sub>IN</sub> is the input voltage
- $\bullet$  ξ is the efficiency of the regulator

For example, given the following conditions, the peak input current  $(I_{IN})$  during soft-start is ~71mA:

Given:

- $V_{IN} = 3.5V$
- $\bullet\;V_{\text{SRR2}} = 3.3V$
- $\bullet$  C<sub>SBB2</sub> = 22µF
- $\bullet$  dV/dt<sub>SS</sub> = 2mV/µs
- R<sub>LOAD2</sub> = 330Ω (I<sub>LOAD2</sub> = 3.3V/330Ω = 10mA)
- $\epsilon = 86\%$

Calculation:

- $\bullet$  I<sub>CSBB</sub> = 22µF x 2mV/µs (from Equation 1)
- $\bullet$   $l_{CSBB} = 44mA$

$$
(44mA + 10mA)\frac{3.3V}{3.5V}
$$

 $\bullet$   $I_{\text{IN}} =$  $\frac{10.00 \times 10^{-3} \times 10^{-3} \times 10^{-3} \times 10^{-3} \times 10^{-4} \times 1$ 

 $\bullet$  I<sub>IN</sub> ~ 59.2mA

# MAX77655 Low  $I_{\Omega}$  SIMO PMIC with 4-Outputs Delivering up to 700mA Total Output Current

### <span id="page-34-0"></span>**SIMO Registers**

The CNFG\_SBB\_TOP register controls all SIMO channels, modifying the drive strength (DRV\_SBB[1:0]). Each SIMO buck-boost channel has a dedicated register to program its target output voltage (CNFG\_SBBx\_A.TV\_SBBx[7:0]). Additional controls are available in the CNFG\_SBBx\_B register for enabling/disabling the active discharge resistors (ADE\_SBBx) and enabling/disabling the SIMO buck-boost channels (EN\_SBBx[2:0]). To monitor each channel in realtime for overload, read the STAT\_GLBL.SBBx\_S bits. To check if a channel was overloaded in the past, read the INT\_GLBL.SBBx\_F flags. Note that the interrupt flags are cleared upon reading.

For a full description of bits, registers, default values, and reset conditions, see the *[Register Map](#page-54-0)* section.

### <span id="page-34-1"></span>**SIMO Active Discharge Resistance**

Each SIMO buck-boost channel has an active-discharge resistor  $(R_{AD~SBBx})$  that is automatically enabled/disabled based on a CNFG\_SBBx\_B.ADE\_SBBx and the status of the SIMO regulator. The active discharge feature may be enabled (CNFG\_SBBx\_B.ADE\_SBBx = 1) or disabled (CNFG\_SBBx\_B.ADE\_SBBx = 0) independently for each SIMO channel. Enabling the active discharge feature helps ensure a complete and timely power down of all system peripherals. If the active-discharge resistor is enabled, then the active-discharge resistor is enabled whenever the device is in shutdown.

These resistors discharge the output when CNFG\_SBBx\_B.ADE\_SBBx = 1 and the respective SIMO channel is off. If the regulator is forced on through CNFG\_SBBx\_B.EN\_SBBx = 0b110 or 0b111, then the resistors do not discharge the output.

### <span id="page-34-2"></span>**Bootstrap Refresh**

The bootstrap capacitor (connected between the BST and LXB pins) is refreshed when one of the following conditions is true:

- The capacitor has not been refreshed for a predetermined amount of time.
- While switching among three channels to service each one, none of those switching states connected LXB to ground.

### <span id="page-35-0"></span>**Applications Information**

### <span id="page-35-1"></span>**SIMO Supported Output Current**

Maximum supported output current is limited by inductor valley current (see the *[SIMO Continuous Conduction Mode](#page-31-1)*  section). When the valley current is at its maximum value, channels enter overload condition, triggering their respective fault interrupt flags. While the absolute maximum valley current is 1.2A (eight valley steps), stay below 900mA (six valley steps) to avoid valley current occasionally reaching the absolute maximum.

In addition, if the average inductor current is above 700mA, ripple on the output channels can increase out of specifications.

To predict if a given set of conditions is supported, estimate the average inductor current and the maximum valley current the regulator experiences. Maxim provides a calculator (see the *[Support Materials](#page-19-0)* section) for convenience. [Table 6](#page-35-2)  shows some example results using the calculator.

## <span id="page-35-2"></span>**Table 6. SIMO Supported Output Current for Common Applications**



## MAX77655  $\blacksquare$  Low  $\mathsf{I}_{\Omega}$  SIMO PMIC with 4-Outputs Delivering up to 700mA Total Output Current

To manually estimate average inductor current, first estimate the average inductor current for each channel using the following equations:

$$
I_{L\_\text{avg}} = \begin{cases} I_{\text{out}} & , \frac{V_{\text{SBBx}}}{V_{\text{IN}}} < 0.6 \quad \text{(BuckMode)}\\ \frac{3}{2} \times I_{\text{out}} & , 0.6 \le \frac{V_{\text{SBBx}}}{V_{\text{IN}}} \le 1.25 \quad \text{(Buck-BoostMode)}\\ I_{\text{out}} \times \frac{V_{\text{SBBx}}}{V_{\text{IN}}} & , \frac{V_{\text{SBBx}}}{V_{\text{IN}}} > 1.25 \quad \text{(BoostMode)} \end{cases} \tag{Equation 3}
$$

where η is efficiency (see the *[Typical Operating Characteristics](#page-12-0)* section for efficiency values). The sum of the average currents is the expected maximum, average inductor current. Then, using the total average inductor current, estimate the number of valley current steps with the following equation:

$$
I_{L\_valley\_steps} = \frac{I_{L\_avg}}{I_{valley\_step}}
$$
 (Equation 4)

where I<sub>vallev step</sub> is 150mA. If the number of steps is above the previously mentioned maximum value (8), the regulator is overloaded. If the average inductor current is above 700mA, expect higher output voltage ripple.

### <span id="page-36-0"></span>**Overload**

While in overload condition, the output voltage can drop for any channel. A host controller can detect which channels are "overloaded" by reading either the status bits (STAT\_GLBL.SBBx\_S) or the interrupt bits (INT\_GLBL.SBBx\_F), where x is the channel number. Status bits convey the current state of the channel while interrupt bits indicate if a channel had entered overload in the past. If the status bit indicates a channel is overloaded, its output voltage is most likely out of regulation.

### <span id="page-36-1"></span>**Inductor Selection**

Choose an inductance from 1.0μH to 2.2μH; 1.5μH inductors work best for most designs. Larger inductances transfer more energy to the output for each cycle and typically result in larger output voltage ripple and better efficiency. See the *[Output Capacitor Selection](#page-37-1)* section for more information on how to size the output capacitor to control ripple.

Choose an inductor whose saturation current is above the worst case peak inductor current. For example, if the worst case occurs while drawing 700mA, the worst case peak inductor current is around 1.2A. For systems where the expected load currents are not well known, use an inductor with saturation current ≥ 2A.

Consider the DC-resistance (DCR), AC-resistance (ACR), and package size of the inductor. Typically, smaller sized inductors have larger DC and AC-resistance, reducing efficiency. Note that many inductor manufacturers have inductor families containing different versions of core material to balance trade-offs between DCR, ACR (i.e., core losses), and component cost.

### <span id="page-36-2"></span>**Input Capacitor Selection**

Choose the input bypass capacitance  $(C_{1N})$  to be at least 10µF. Larger values of  $C_{1N}$  improve the decoupling for the SIMO regulator.

The C<sub>IN</sub> reduces the current peaks drawn from the battery or input power source during SIMO regulator operation and reduces switching noise in the system. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients.

To fully utilize the available input voltage range of the device (5.5V max), use a capacitor with a voltage rating of 6.3V at minimum.

# MAX77655  $\blacksquare$  Low  $\mathsf{I}_{\Omega}$  SIMO PMIC with 4-Outputs Delivering up to 700mA Total Output Current

### <span id="page-37-0"></span>**Bootstrap Capacitor Selection**

Choose the bootstrap capacitance ( $C_{\text{BST}}$ ) to be 10nF. Smaller values of  $C_{\text{BST}}$  result in insufficient gate drive for M3. Larger values of  $C_{\rm BST}$  (>100nF) have the potential to degrade the startup performance. Ceramic capacitors with 0201 or 0402 case size are recommended.

### <span id="page-37-1"></span>**Output Capacitor Selection**

Choose each output bypass capacitance ( $C_{SBBx}$ ) based on the target output voltage ripple ( $\Delta V_{SBBx}$ ): typical value is 22μF. In addition, consider using at least 44µF for an individual channel if either the channel's output voltage is less than 1.5V or if the channel is lightly loaded while another channel is heavily loaded.

Larger values of C<sub>SBBx</sub> improve the output voltage ripple but increase the input surge currents during soft-start and output voltage changes. The output voltage ripple is a function of the inductance (L), the output voltage ( $V_{\rm SBBx}$ ), and the inductor current ripple (ΔIL), which is typically 300mA to 500mA. See equation 5 to estimate the minimum effective capacitance for a given ripple, but always have at minimum 10μF.

 $C_{\text{SBBx}} = \frac{\Delta l_L^2 \times L}{2 \times V_{\text{CDDy}} \times \Delta}$ 2 *x V*SBBx *x* ∆ *V*SBBx       (Equation 5)

Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients.

A capacitor's effective capacitance decreases with DC bias voltage. This effect is more pronounced with physically smaller capacitors. Due to this, it is possible for 0603 capacitors to perform well while 0402 capacitors of the same nominal capacitance performs poorly. Consider the effective output capacitance value after initial tolerance, bias voltage, aging, and temperature derating.

### <span id="page-37-2"></span>**PVDD and VDD Capacitors**

Always have a minimum of 10µF capacitance near the PVDD pin. When PVDD and V<sub>DD</sub> are connected with a short length trace, V<sub>DD</sub> can share PVDD's capacitor. If they are not connected, place at minimum a 1µF capacitor near the  $V_{DD}$  pin.

### <span id="page-37-3"></span>**Unused Outputs**

Do not leave unused outputs unconnected. If an output left unconnected is accidentally enabled, the charged inductor experiences an open circuit, and the output voltage soars above the absolute maximum rating, damaging the device. If an output is not used, do one of the following:

- 1. Disable the output (CNFG SBBx B.EN SBBx[2:0] = 0x4 or 0x5) and connect the output to ground. If an unused output is enabled by default or can be accidentally enabled, do one of the other recommendations instead.
- 2. Bypass the unused output with a 1µF capacitor to ground.
- 3. Connect the unused output to IN or a different output channel if the unused output is programmed to a lower voltage. Since the output voltage is higher than the unused output, the regulator does not service the unused output even if it is unintentionally enabled.
	- Note that some OTP options have the active-discharge resistors enabled by default. Connecting an unused output to IN is **not recommended** if the active discharge is enabled by default. If connecting the unused output to a different channel, disable the active discharge resistor (CNFG\_SBBx\_B.ADE\_SBBx = 0) of the unused channel.

# MAX77655  $\blacksquare$  Low  $\mathsf{I}_{\mathsf{Q}}$  SIMO PMIC with 4-Outputs Delivering up to 700mA Total Output Current

### <span id="page-38-0"></span>**Snubbing Circuit**

To reduce peak voltage on LXB during switching events, add a snubbing circuit (3.9Ω in series with 1.5nF) between LXB and PGND as shown in [Figure 12.](#page-38-6)

<span id="page-38-6"></span>

*Figure 12. LXB Snubbing Circuit* 

### <span id="page-38-1"></span>**Output Voltage Ripple**

While the regulator is operating in CCM (inductor valley current is greater than 0A), the output voltage ripple for one channel is affected by other channels. For example, channels may droop lower in voltage while waiting for another channel to be serviced. In addition, while one or more channels are loaded with more than 300mA, other channels may occasionally have larger spikes in voltage ripple. Ripple also increases with output voltage.

Ripple is highest when there is heavy load on at least one channel while other channels have less load.

Assuming at least 300mA total load current and 22µF of output capacitance, for channels whose output voltage is 2.5V or less, the occasional spike in voltage ripple can be up to 200mV while the average ripple is < 100mV. For channels whose output voltage is greater than 2.5V, the occasional spike in voltage ripple can be up to 300mV while the average ripple is < 120mV.

See the *[Output Capacitor Selection](#page-37-1)* section for recommendations on how much output capacitance to use.

### <span id="page-38-2"></span>**PCB Layout Guide**

#### <span id="page-38-3"></span>**Capacitors**

Place decoupling capacitors as close as possible to the IC such that connections from capacitor pads to pin and from capacitor pads to ground pins are short. Keeping the connections short lowers parasitic inductance and resistance, improving performance and shrinking the physical size of hot loops.

If connections to the capacitors are through vias, use multiple vias to minimize parasitics. Also, connect loads to the capacitor pads rather than the device pins.

#### <span id="page-38-4"></span>**Input Capacitor at IN**

Minimize the parasitic inductance from PGND to input capacitor to IN to reduce ringing on the LXA voltage.

#### <span id="page-38-5"></span>**Output Capacitors at SBBx**

The output capacitors experience large changes in current as the regulator charges and discharges the inductor. Minimize parasitic inductance from SBBx to output capacitor to PGND.

# MAX77655  $\blacksquare$  Low  $\mathsf{I}_{\Omega}$  SIMO PMIC with 4-Outputs Delivering up to 700mA Total Output Current

#### <span id="page-39-0"></span>**Inductor**

Keep the inductor close to the IC to reduce trace resistance. However, prioritize any regulator input/output capacitors over the inductor. Use the appropriate trace width from LXA to inductor to LXB to support the worst case, peak inductor current (see the *[Inductor Selection](#page-36-1)* section). Likewise, if there are vias in the path, use an appropriate number of vias to support the current.

#### <span id="page-39-1"></span>**Ground Connections**

As the switching regulator charges and discharges the inductor, current flows from PGND to the input capacitor ground, from output capacitor ground to PGND, or from output capacitor ground to input capacitor ground. Therefore, use a wide, continuous copper plane to connect PGND to the capacitor grounds.

When connecting the GND and PGND pins together, ensure noise from the power ground does not enter the analog ground (where GND is connected). For example, assuming the ground pins are connected through a solid ground plane on an internal layer, one via connecting GND to the internal ground plane may be sufficient to protect GND from most of the noise in the power-ground plane. Likewise, if there are other higher current or noisy circuitry near this device, avoid connecting the GND pin directly to their grounds.

For more guidelines on grounding, visit *[https://www.maximintegrated.com/en/design/partners-and-technology/design](https://www.maximintegrated.com/en/design/partners-and-technology/design-technology/ground-layout-board-designers.html)[technology/ground-layout-board-designers.html](https://www.maximintegrated.com/en/design/partners-and-technology/design-technology/ground-layout-board-designers.html)*.

#### <span id="page-39-2"></span>**Example PCB Layout**

[Figure 13](#page-39-3) shows an example layout.

<span id="page-39-3"></span>

*Figure 13. PCB Top-Layer and Component Placement Example* 

### <span id="page-40-0"></span>**Things to Avoid**

The following sections describe use cases to avoid to ensure the MAX77655 operates without faults.

### <span id="page-40-1"></span>**Load Transient Between No Load and Heavy Load**

Avoid load transients between no load and heavy load (e.g., 300mA). If this occurs while other channels are loaded, the channel experiencing the transient may droop out of regulation. Load transients starting from or ending at ~5mA instead of no load avoid this issue.

#### <span id="page-40-2"></span>**Overload While in LPM**

If CNFG\_GLBL\_A.BIAS\_LPM = 1,  $V_{IN}$  < 3.1V, and the regulator is in overload condition, the device may shut down due to PVDD drooping below V<sub>POR</sub>.

## <span id="page-41-0"></span>**Detailed Description—I2C Serial Interface**

### <span id="page-41-1"></span>**General Description**

This device features a revision 3.0 I2C-compatible, 2-wire serial interface consisting of a bidirectional serial data line (SDA) and a serial clock line (SCL). This device acts as a slave-only device and depends on the master to generate the clock signal. The SCL clock rates from 0Hz to 3.4MHz are supported. The I2C serial communication is an open-drain bus and therefore SDA and SCL require pullups. Optional resistors (24Ω) in series with SDA and SCL protect the device inputs from high-voltage spikes on the bus lines. Series resistors also minimize crosstalk and undershoot on bus signals. [Figure 14](#page-41-5) shows the functional diagram for the I<sup>2</sup>C based communications controller. For additional information on I<sup>2</sup>C, refer to the I2C bus specification and user manual, which is available for free through the internet.

### <span id="page-41-2"></span>**Features**

- 1<sup>2</sup>C Revision 3.0 Compatible Serial Communications Channel
- 0Hz to 100kHz (Standard Mode)
- 0Hz to 400kHz (Fast Mode)
- 0Hz to 1MHz (Fast-Mode Plus)
- 0Hz to 3.4MHz (High-Speed Mode)

## <span id="page-41-3"></span>**I 2C Simplified Block Diagram**

<span id="page-41-5"></span>

*Figure 14. I2C Simplified Block Diagram* 

## <span id="page-41-4"></span>**I 2C System Configuration**

The I<sup>2</sup>C bus is a multimaster bus. The maximum number of devices that can attach to the bus is only limited by bus capacitance.

A device on the I<sup>2</sup>C bus that sends data to the bus is called a transmitter. A device that receives data from the bus is called a receiver. The device that initiates a data transfer and generates the SCL clock signals to control the data transfer is a master. Any device that is being addressed by the master is considered a slave. The I2C compatible interface operates as a slave on the  $1<sup>2</sup>C$  bus with transmit and receive capabilities.

<span id="page-42-4"></span>

*Figure 15. I2C System Configuration* 

## <span id="page-42-0"></span>**I 2C Interface Power**

The I<sup>2</sup>C interface derives its power from V<sub>DD</sub>. Bypass the V<sub>DD</sub> pin with a local 1µF ceramic capacitor to ground.

## <span id="page-42-1"></span>**I 2C Data Transfer**

One data bit is transferred during each SCL clock cycle. The data on SDA must remain stable during the high period of the SCL clock pulse. Changes in SDA while SCL is high are control signals. See the *I [2](#page-42-2)[C Start and Stop Conditions](#page-42-2)*  section. Each transmit sequence is framed by a START (S) condition and a STOP (P) condition. Each data packet is nine bits long: eight bits of data followed by the acknowledge bit. Data is transferred with the MSB first.

## <span id="page-42-2"></span>**I 2C Start and Stop Conditions**

When the serial interface is inactive, SDA and SCL idle high. A master device initiates communication by issuing a START condition. A START condition is a high-to-low transition on SDA with SCL high. A STOP condition is a low-to-high transition on SDA, while SCL is high. See [Figure 16](#page-42-5).

A START condition from the master signals the beginning of a transmission to a slave. The master terminates transmission by issuing a not-acknowledge followed by a STOP condition (see the *I [2](#page-42-3)[C Acknowledge Bit](#page-42-3)* section for information on not-acknowledge). The STOP condition frees the bus. To issue a series of commands to the slave, the master can issue repeated start (Sr) commands instead of a STOP command to maintain control of the bus. In general, a repeated start command is functionally equivalent to a regular start command.

<span id="page-42-5"></span>

*Figure 16. I2C Start and Stop Conditions* 

## <span id="page-42-3"></span>**I 2C Acknowledge Bit**

Both the I2C bus master and this device generate acknowledge bits when receiving data. The acknowledge bit is the last bit of each nine bit data packet. To generate an acknowledge (A), the receiving device must pull SDA low before the rising edge of the acknowledge-related clock pulse (ninth pulse) and keep it low during the high period of the clock pulse. See [Figure 17.](#page-43-3) To generate a not-acknowledge (nA), the receiving device allows SDA to be pulled high before the rising edge of the acknowledge-related clock pulse and leaves it high during the high period of the clock pulse.

Monitoring the acknowledge bits allows for detection of unsuccessful data transfers. An unsuccessful data transfer occurs if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master should reattempt communication at a later time.

This device issues an ACK for all register addresses in the possible address space even if the particular register does not exist.

<span id="page-43-3"></span>

*Figure 17. Acknowledge Bit* 

## <span id="page-43-0"></span>**I 2C Slave Address**

The I<sup>2</sup>C controller implements 7-bit slave addressing. An I<sup>2</sup>C bus master initiates communication with the slave by issuing a START condition followed by the slave address. See [Figure 18](#page-43-4). The OTP address is factory programmable for one of two options. See [Table 7.](#page-43-5) All slave addresses not mentioned in the [Table 7](#page-43-5) are not acknowledged.

## <span id="page-43-5"></span>**Table 7. I2C Slave Address Options**



\*Perform all reads and writes on the Main Address. The ADDR is a factory one-time programmable (OTP) option, allowing for address changes in the event of a bus conflict. *[Contact Maxim](https://www.maximintegrated.com/en/support/overview.html)* for more information.

\*\*When test mode is unlocked, the additional address is acknowledged. Test mode details are confidential. If possible, leave the test mode address unallocated to allow for the rare event that debugging needs to be performed in cooperation with Maxim.

<span id="page-43-4"></span>

*Figure 18. Slave Address Example* 

## <span id="page-43-1"></span>**I 2C Clock Stretching**

In general, the clock signal generation for the  $12C$  bus is the responsibility of the master device. The  $12C$  specification allows slow slave devices to alter the clock signal by holding down the clock line. The process in which a slave device holds down the clock line is typically called clock stretching. This device does not use any form of clock stretching to hold down the clock line.

## <span id="page-43-2"></span>**I 2C General Call Address**

This device does not implement the I<sup>2</sup>C specifications general call address and does not issue an acknowledge for a general call address (0b0000 0000).

# MAX77655  $\blacksquare$  Low  $\mathsf{I}_{\mathsf{Q}}$  SIMO PMIC with 4-Outputs Delivering up to 700mA Total Output Current

## <span id="page-44-0"></span>**I 2C Device ID**

This device does not support the I2C Device ID feature.

## <span id="page-44-1"></span>**I 2C Communication Speed**

This device is compatible with all four communication speed ranges as defined by the  ${}^{12}C$  Revision 3.0 specification:

- 0Hz to 100kHz (Standard Mode)
- 0Hz to 400kHz (Fast Mode)
- 0Hz to 1MHz (Fast-Mode Plus)
- 0Hz to 3.4MHz (High-Speed Mode)

Operating in standard mode, fast mode, and fast-mode plus does not require any special protocols. The main consideration when changing the bus speed through this range is the combination of bus capacitance and pullup resistors. Larger values of bus capacitance and pullup resistance increase the time constant (C x R), slowing bus operation. Therefore, when increasing bus speeds, the pullup resistance must be decreased to maintain a reasonable time constant. Refer to the *Pullup Resistor Sizing* section of the I2C bus specification and user manual (available for free on the internet) for detailed guidance on the pullup resistor selection. In general for bus capacitances of 200pF, a 100kHz bus needs 5.6kΩ pullup resistors, a 400kHz bus needs about a 1.5kΩ pullup resistors, and a 1MHz bus needs 680Ω pullup resistors. Note that when the open-drain bus is low, the pullup resistor is dissipating power, lower value pullup resistors dissipate more power  $(V^2/R)$ .

Operating in high-speed mode requires some special considerations. For a full list of considerations, refer to the publicly available I2C bus specification and user manual. Major considerations with respect to this device are:

- $\bullet$  The I<sup>2</sup>C bus master uses current source pullups to shorten the signal rise.
- The I<sup>2</sup>C slave must use a different set of input filters on its SDA and SCL lines to accommodate for the higher bus.
- The communication protocols need to utilize the high-speed master code.

At power-up and after each stop condition, the I<sup>2</sup>C input filters are set for standard mode, fast mode, and fast mode plus (i.e., 0Hz to 1MHz). To switch the input filters for high-speed mode, use the high-speed master code protocols that are described in the *I [2](#page-49-0)[C Communication Protocols](#page-49-0)* section.

## <span id="page-44-2"></span>**I 2C Communication Protocols**

This device supports both writing and reading from its registers.

### <span id="page-44-3"></span>**Writing to a Single Register**

[Figure 19](#page-45-1) shows the protocol for the I2C master device to write one byte of data. This protocol is the same as the SMBus specification's write byte protocol.

The write byte protocol is as follows:

- 1. The master sends a start command (S).
- 2. The master sends the 7-bit slave address followed by a write bit ( $R/\overline{W}$  = 0).
- 3. The addressed slave asserts an acknowledge (A) by pulling SDA low.
- 4. The master sends an 8-bit register pointer.
- 5. The slave acknowledges the register pointer.
- 6. The master sends a data byte.
- 7. The slave updates with the new data.
- 8. The slave asserts an acknowledge or a not acknowledge for the data byte. The next rising edge on SDA loads the data byte into its target register and the data becomes active.
- 9. The master sends a stop condition (P) or a repeated start condition (Sr). Issuing a P ensures that the bus input filters are set for 1MHz or slower operation. Issuing an Sr leaves the bus input filters in their current state.

<span id="page-45-1"></span>

*Figure 19. Writing to a Single Register with the Write Byte Protocol* 

### <span id="page-45-0"></span>**Writing Multiple Bytes to Sequential Registers**

[Figure 20](#page-46-0) shows the protocol for writing to sequential registers. This protocol is similar to the write byte protocol described in the *[Writing to a Single Register](#page-44-3)* section, except the master continues to write after it receives the first byte of data. When the master is done writing, it issues a stop or repeated start.

The protocol for writing to sequential registers is as follows:

- 1. The master sends a start command (S).
- 2. The master sends the 7-bit slave address followed by a write bit ( $R/\overline{W} = 0$ ).
- 3. The addressed slave asserts an acknowledge (A) by pulling SDA low.
- 4. The master sends an 8-bit register pointer.
- 5. The slave issues an acknowledge for the register pointer.
- 6. The master sends a data byte.
- 7. The slave issues an acknowledge for the data byte. The next rising edge on SDA loads the data byte into its target register and the data becomes active.
- 8. Steps 6 to 7 are repeated as many times as the master requires.
- 9. During the last issued acknowledge-related clock pulse, the master can issue an acknowledge or a not acknowledge.
- 10. The master sends a stop condition (P) or a repeated start condition (Sr). Issuing a P ensures that the bus input filters are set for 1MHz or slower operation. Issuing an Sr leaves the bus input filters in their current state.

<span id="page-46-0"></span>

*Figure 20. Writing to Sequential Registers X to N* 

# MAX77655  $\blacksquare$  Low  $\mathsf{I}_{\Omega}$  SIMO PMIC with 4-Outputs Delivering up to 700mA Total Output Current

### <span id="page-47-0"></span>**Reading from a Single Register**

[Figure 21](#page-47-1) shows the protocol for the  $12C$  master device to read one byte of data. This protocol is the same as the SMBus specification's read byte protocol.

The read byte protocol is as follows:

- 1. The master sends a start command (S).
- 2. The master sends the 7-bit slave address followed by a write bit ( $R/\overline{W}$  = 0).
- 3. The addressed slave asserts an acknowledge (A) by pulling SDA low.
- 4. The master sends an 8-bit register pointer.
- 5. The slave issues an acknowledge for the register pointer.
- 6. The master sends a repeated start command (Sr).
- 7. The master sends the 7-bit slave address followed by a read bit  $(R/W = 1)$ .
- 8. The addressed slave asserts an acknowledge by pulling SDA low.
- 9. The addressed slave places 8 bits of data on the bus from the location specified by the register pointer.
- 10. The master issues a not acknowledge (nA).
- 11. The master sends a stop condition (P) or a repeated start condition (Sr). Issuing a P ensures that the bus input filters are set for 1MHz or slower operation. Issuing an Sr leaves the bus input filters in their current state.

Note that when this device receives a stop, the register pointer is not modified. Therefore, if the master wants to re-read the same register, it can start at step 7 in the read byte protocol.

<span id="page-47-1"></span>

*Figure 21. Reading from a Single Register with the Read Byte Protocol* 

# MAX77655  $\blacksquare$  Low  $\mathsf{I}_{\Omega}$  SIMO PMIC with 4-Outputs Delivering up to 700mA Total Output Current

### <span id="page-48-0"></span>**Reading from Sequential Registers**

[Figure 22](#page-48-1) shows the protocol for reading from sequential registers. This protocol is similar to the read byte protocol except the master issues an acknowledge to signal the slave that it wants more data: when the master has all the data it requires it issues a not acknowledge (nA) and a stop (P) to end the transmission.

The protocol for continuous read from sequential registers is as follows:

- 1. The master sends a start command (S).
- 2. The master sends the 7-bit slave address followed by a write bit ( $\overline{R/W} = 0$ ).
- 3. The addressed slave asserts an acknowledge (A) by pulling SDA low.
- 4. The master sends an 8-bit register pointer.
- 5. The slave issues an acknowledge for the register pointer.
- 6. The master sends a repeated start command (Sr).
- 7. The master sends the 7-bit slave address followed by a read bit  $(R/W = 1)$ .
- 8. The addressed slave asserts an acknowledge by pulling SDA low.
- 9. The addressed slave places 8 bits of data on the bus from the location specified by the register pointer.
- 10. The master issues an acknowledge (A) signaling the slave that it wishes to receive more data.
- 11. Steps 9 to 10 are repeated as many times as the master requires. Following the last byte of data, the master must issue a not acknowledge (nA) to signal that it wishes to stop receiving data.
- 12. The master sends a stop condition (P) or a repeated start condition (Sr). Issuing a stop (P) ensures that the bus input filters are set for 1MHz or slower operation. Issuing an Sr leaves the bus input filters in their current state.

Note that when this device receives a stop, the register pointer is not modified. Therefore, if the master wants to re-read the same register, it can start at step 7 in the read byte protocol.

<span id="page-48-1"></span>

*Figure 22. Reading Continuously from Sequential Registers X to N* 

### <span id="page-49-0"></span>**Engaging HS Mode for Operation up to 3.4MHz**

[Figure 23](#page-49-1) shows the protocol for engaging HS mode operation. HS mode operation allows for a bus operating speed up to 3.4MHz.

The engaging HS mode protocol is as follows:

- 1. Begin the protocol while operating at a bus speed of 1MHz or lower
- 2. The master sends a start command (S).
- 3. The master sends the 8-bit master code of 0b0000 1XXX where 0bXXX are don't care bits.
- 4. The addressed slave issues a not acknowledge (nA).
- 5. The master may increase its bus speed up to 3.4MHz and issue any read/write operation.

The master may continue to issue high-speed read/write operations until a stop (P) is issued. To continue operations in high-speed mode, use repeated start (Sr).

<span id="page-49-1"></span>

*Figure 23. Engaging HS Mode* 

## <span id="page-50-0"></span>**Register Map**

## <span id="page-50-1"></span>**MAX77655**



## <span id="page-50-2"></span>**Register Details**

## <span id="page-50-3"></span>**[CNFG\\_GLBL\\_A \(0x00\)](#page-50-1)**





### <span id="page-51-1"></span>**[CNFG\\_GLBL\\_B \(0x01\)](#page-50-1)**





### <span id="page-51-0"></span>**[INT\\_GLBL \(0x02\)](#page-50-1)**





## <span id="page-52-0"></span>**[INTM\\_GLBL \(0x03\)](#page-50-1)**



### <span id="page-53-0"></span>**[STAT\\_GLBL \(0x04\)](#page-50-1)**



## <span id="page-53-1"></span>**[ERCFLAG \(0x05\)](#page-50-1)**





### <span id="page-54-1"></span>**[CID \(0x06\)](#page-50-1)**



### <span id="page-54-2"></span>**[CONFIG\\_SBB\\_TOP \(0x07\)](#page-50-1)**



## <span id="page-54-0"></span>**[CNFG\\_SBB0\\_A \(0x08\)](#page-50-1)**





### <span id="page-55-0"></span>**[CNFG\\_SBB0\\_B \(0x09\)](#page-50-1)**



### <span id="page-55-1"></span>**[CNFG\\_SBB1\\_A \(0x0A\)](#page-50-1)**





## <span id="page-56-0"></span>**[CNFG\\_SBB1\\_B \(0x0B\)](#page-50-1)**



### <span id="page-56-1"></span>**[CNFG\\_SBB2\\_A \(0x0C\)](#page-50-1)**





### <span id="page-57-0"></span>**[CNFG\\_SBB2\\_B \(0x0D\)](#page-50-1)**



### <span id="page-57-1"></span>**[CNFG\\_SBB3\\_A \(0x0E\)](#page-50-1)**





## <span id="page-58-0"></span>**[CNFG\\_SBB3\\_B \(0x0F\)](#page-50-1)**



## <span id="page-59-1"></span>**Typical Application Circuits**

### **Typical Applications Circuit**

<span id="page-59-2"></span>

## <span id="page-59-0"></span>**Ordering Information**

![](_page_59_Picture_247.jpeg)

*+Denotes a lead(Pb)-free/RoHS-compliant package.* 

*T = Tape and reel.* 

*\*Custom samples only. Not for production or stock. Contact factory for more information.* 

## <span id="page-60-0"></span>**Revision History**

![](_page_60_Picture_93.jpeg)

![](_page_60_Picture_4.jpeg)

*Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.*