

# LED Drivers for LCD Backlights



# White Backlight LED Driver for Medium to Large LCD Panels (Switching Regulator Type)

BD8113EFV

No.11040EAT04

#### ●Description

BD8113EFV is a white LED driver with the capability of withstanding high input voltage (36V MAX). This driver has 2ch constant-current drivers integrated in 1-chip, which each channel can draw up to 150mA max, so that high brightness LED driving can be realized. Furthermore, a current-mode buck-boost DC/DC controller is also integrated to achieve stable operation against voltage input and also to remove the constraint of the number of LEDs in series connection. The brightness can be controlled by either PWM or VDAC techniques.

#### ●Features

- 1) Input voltage range  $5.0 30$  V
- 2) Integrated buck-boost current-mode DC/DC controller
- 3) Two integrated LED current driver channels (150 mA max. each channel)
- 4) PWM Light Modulation(Minimum Pulse Width 25µs)
- 5) Oscillation frequency accuracy ±5%
- 6) Built-in protection functions (UVLO, OVP, TSD, OCP, SCP)
- 7) LED abnormal status detection function (OPEN/ SHORT)
- 8) HTSSOP-B24 package

#### **Applications**

Backlight for display audio, small type panels, etc.

#### ●Absolute maximum ratings (Ta=25°C)



\*1 IC mounted on glass epoxy board measuring 70mm×70mm×1.6mm, power dissipated at a rate of 8.8mw/℃ at temperatures above 25℃.

\*2 Dispersion figures for LED maximum output current and  $V_F$  are correlated. Please refer to data on separate sheet.

\*3 Amount of current per channel.

#### ●Operating conditions (Ta=25°C)



\*4 Connect SYNC to GND or OPEN when not using external frequency synchronization.

\*5 Do not switch between internal and external synchronization when an external synchronization signal is input to the device.

# ●Electrical characteristics (Unless otherwise specified, VCC=12V Ta=25℃)



◎ This product is not designed for use in radioactive environments.

# ● Electrical characteristic curves (Unless otherwise specified, Ta=25°C)



























Fig.11 EN threshold voltage Fig.12 PWM threshold voltage

# ●Block diagram and pin configuration



Fig.13

# ●Pin layout ● ●Pin function table

BD8113EFV(HTSSOP-B24)





#### Pin Symbol Function 1 | COMP | Error amplifier output 2 SS Soft start time-setting capacitance input 3 VCC Input power supply 4 | EN | Enable input 5 | RT | Oscillation frequency-setting resistance input 6 SYNC External synchronization signal input 7 | GND | Small-signal GND 8 PWM PWM light modulation input 9 | FAIL1 | Failure signal output 10 | FAIL2 | LED open/short detection signal output 11 | LEDEN | LED output enable pin 12 | LED1 | LED output 1 13 LED2 LED output 2 14 OVP Over-voltage detection input 15 VDAC DC variable light modulation input 16 **ISET** LED output current-setting resistance input 17 PGND LED output GND 18 | OUTL | Low-side external MOSFET Gate Drive out put 19 | DGND | Low-side internal MOSFET Source out put 20 | SW | High-side external MOSFET Source pin 21 OUTH High-side external MOSFET Gate Drive out pin 22 | CS | DC/DC Current Sense Pin 23 | BOOT | High-side MOSFET Power Supply pin 24 VREG Internal reference voltage output

Fig.14

# ●5V voltage reference (VREG)

5V (Typ.) is generated from the VCC input voltage when the enable pin is set high. This voltage is used to power internal circuitry, as well as the voltage source for device pins that need to be fixed to a logical HIGH. UVLO protection is integrated into the VREG pin. The voltage regulation circuitry operates uninterrupted for output voltages higher than 4.5 V (Typ.), but if output voltage drops to 4.0  $\bar{V}$  (Typ.) or lower, UVLO engages and turns the IC off. Connect a capacitor (Creg = 2.2uF Typ.) to the VREG terminal for phase compensation. Operation may become unstable if Creg is not connected.

#### **Constant-current LED drivers**

If less than four constant-current drivers are used, unused channels should be switched off via the LEDEN pin configuration. The truth table for these pins is shown below. If a driver output is enabled but not used (i.e. left open), the IC's open circuit-detection circuitry will operate. Please keep the unused pins open. The LEDEN terminals are pulled down internally in the IC, so if left open, the IC will recognize them as logic LO. However, they should be connected directly to VREG or fixed to a logic HI when in use.



#### ・Output current setting

LED current is computed via the following equation:

#### $I_{LED}$  = min[VDAC, VISET(=2.0V)] / RSET x GAIN [A]

(min[VDAC , 2.0V] = the smaller value of either VDAC or VISET; GAIN = set by internal circuitry.) In applications where an external signal is used for output current control, a control voltage in the range of 0.0 to 2.0 V can be connected on the VDAC pin to control according to the above equation. If an external control signal is not used, connect the VDAC pin to VREG (do not leave the pin open as this may cause the IC to malfunction). Also, do not switch individual channels on or off via the LEDEN pin while operating in PWM mode.

The following diagram illustrates the relation between ILED and GAIN.



In PWM intensity control mode, the ON/OFF state of each current driver is controlled directly by the input signal on the PWM pin; thus, the duty ratio of the input signal on the PWM pin equals the duty ratio of the LED current. When not controlling intensity via PWM, fix the PWM terminal to a high voltage (100%). Output light intensity is greatest at 100% input.



# ●Buck-Boost DC/DC controller

#### ・Number of LEDs in series connection

Output voltage of the DCDC converter is controlled such that the forward voltage over each of the LEDs on the output is set to 1.0V (Typ.). DCDC operation is performed only when the LED output is operating. When two or more LED outputs are operating simultaneously, the LED voltage output is held at 1.0V (Typ.) per LED over the column of LEDs with the highest VF value. The voltages of other LED outputs are increased only in relation to the fluctuation of voltage over this column. Consideration should be given to the change in power dissipation due to variations in VF of the LEDs. Please determine the allowable maximum VF variance of the total LEDs in series by using the description as shown below: VF variation allowable voltage 3.7V(Typ.)

 $=$  short detecting voltage 4.5V (Typ.)  $-$  LED control voltage 1.0V (Typ.)

The number of LEDs that can be connected in series is limited due to the open-circuit protection circuit, which engages at 85% of the set OVP voltage. Therefore, the maximum output voltage of the under normal operation becomes  $30.6 \vee$  (= 36 V x 0.85, where (30.6  $\check{V}$  – 1.0 V) / VF > N [maximum number of LEDs in series]).

#### ・Over-voltage protection circuit (OVP)

The output of the DCDC converter should be connected to the OVP pin via a voltage divider. In determining an appropriate trigger voltage of for OVP function, consider the total number of LEDs in series and the maximum variation in VF. Also, bear in mind that over-current protection (OCP) is triggered at 0.85 x OVP trigger voltage. If the OVP function engages, it will not release unless the DCDC voltage drops to 72.5% of the OVP trigger voltage. For example, if ROVP1 (out put voltage side), ROVP2 (GND side), and DCDC voltages VOUT are conditions for OVP, then:

#### VOUT ≥ (ROVP1 + ROVP2) / ROVP2 x 2.0 V.

OVP will engage when VOUT  $\geq 32$  V if ROVP1 = 330 kΩ and ROVP2 = 22 kΩ.

#### ・Buck-boost DC/DC converter oscillation frequency (FOSC)

The regulator's internal triangular wave oscillation frequency can be set via a resistor connected to the RT pin (pin 5). This resistor determines the charge/discharge current to the internal capacitor, thereby changing the oscillating frequency. Refer to the following theoretical formula when setting RT:

$$
\text{fosc} = \frac{30 \times 10^6}{RT [\Omega]} \times \alpha \text{ [kHz]}
$$

30 x 106 (V/A/S) is a constant (±5%) determined by the internal circuitry, and  $\alpha$  is a correction factor that varies in relation to RT: { RT: α = 50kΩ: 0.94, 60kΩ: 0.985, 70kΩ: 0.99, 80kΩ: 0.994, 90kΩ: 0.996, 100kΩ: 1.0, 150kΩ: 1.01, 200kΩ: 1.02, 300kΩ: 1.03, 400kΩ: 1.04, 500kΩ: 1.045 }

A resistor in the range of 47kΩ~523kΩ is recommended. Settings that deviate from the frequency range shown below may cause switching to stop, and proper operation cannot be guaranteed.



Fig.15 RT versus switching frequency

#### ・External DC/DC converter oscillating frequency synchronization (FSYNC)

Do not switch from external to internal oscillation of the DC/DC converter if an external synchronization signal is present on the SYNC pin. When the signal on the SYNC terminal is switched from high to low, a delay of about 30 µs (typ.) occurs before the internal oscillation circuitry starts to operate (only the rising edge of the input clock signal on the SYNC terminal is recognized). Moreover, if external input frequency is less than the internal oscillation frequency, the internal oscillator will engage after the above-mentioned 30 µs (typ.) delay; thus, do not input a synchronization signal with a frequency less than the internal oscillation frequency.

#### ・Soft Start Function

The soft-start (SS) limits the current and slows the rise-time of the output voltage during the start-up, and hence leads to prevention of the overshoot of the output voltage and the inrush current.

#### ・Self-diagnostic functions

The operating status of the built-in protection circuitry is propagated to FAIL1 and FAIL2 pins (open-drain outputs). FAIL1 becomes low when UVLO, TSD, OVP, or SCP protection is engaged, whereas FAIL2 becomes low when open or short LED is detected.



#### ・Operation of the Protection Circuitry

- ・Under-Voltage Lock Out (UVLO)
- The UVLO shuts down all the circuits other than REG when VREG  $\leq$  4.0V (TYP).
- ・Thermal Shut Down (TSD)

The TSD shuts down all the circuits other than REG when the Tj reaches 175℃ (TYP), and releases when the Tj becomes below 150℃ (TYP).

・Over Current Protection (OCP)

The OCP detects the current through the power-FET by monitoring the voltage of the high-side resistor, and activates when the CS voltage becomes less than VCC-0.6V (TYP).

When the OCP is activated, the external capacitor of the SS pin becomes discharged and the switching operation of the DCDC turns off.

・Over Voltage Protection (OVP)

The output voltage of the DCDC is detected with the OVP-pin voltage, and the protection activates when the OVP-pin voltage becomes greater than 2.0V (TYP).

When the OVP is activated, the external capacitor of the SS pin becomes discharged and the switching operation of the DCDC turns off.

# ・Short Circuit Protection (SCP)

When the LED-pin voltage becomes less than 0.3V (TYP), the internal counter starts operating and latches off the circuit approximately after 100ms (when FOSC = 300kHz). If the LED-pin voltage becomes over 0.3V before 100ms, then the counter resets.

When the LED anode (i.e. DCDC output voltage) is shorted to ground, then the LED current becomes off and the LED-pin voltage becomes low. Furthermore, the LED current also becomes off when the LED cathode is shorted to ground. Hence in summary, the SCP works with both cases of the LED anode and the cathode being shorted.

# ・LED Open Detection

When the LED-pin voltage  $\leq 0.3V$  (TYP) as well as OVP-pin voltage  $\geq 1.7V$  (TYP) simultaneously, the device detects as LED open and latches off that particular channel.

# ・LED Short Detection

When the LED-pin voltage  $\geq 4.5$ V (TYP) as well as OVP-pin voltage  $\leq 1.6$ V (TYP) simultaneously the internal counter starts operating, and approximately after 100ms (when FOSC = 300kHz) the only detected channel (as LED short) latches off. With the PWM brightness control, the detecting operation is processed only when PWM-pin = High. If the condition of the detection operation is released before 100ms (when FOSC = 300kHz), then the internal counter resets. ※ The counter frequency is the DCDC switching frequency determined by the RT. The latch proceeds at the count of 32770.



# ●Protection Sequence



- ① Case for LED2 in open-mode When VLED2<0.3V and VOVP>1.7V simultaneously, then LED2 becomes off and FAIL2 becomes low
- ② Case for LED1í in short-mode When VLED1'>4.5V and VOVP  $<$  1.6V simultaneously, then LED1' becomes off after 100ms approx
- ③ Case for LED2í in short to GND
	- ③-1 DCDC output voltage increases, and then SS dichages and FAIL1 becomes low
	- ③-2 Detects VLED2í<0.3V and shuts down after 100ms approx
- \*1 After VCC voltage reached to operating conditions, set VDAC voltage, and turn on the EN. After VREG≧4.6V, turn on SYNC and PWM inputs.
- \*2 Donít care input sequence PWM and SYNC.
- \*3 Aprox 100ms of delay when Fosc = 300kHz
- \*4 When FAIL1 pull-up to outside power supply.

#### ●Procedure for external components selection

Follow the steps as shown below for selecting the external components



1. Computation of the Input Peak Current and IL\_MAX

① Calculation of the maximum output voltage (Vout\_max) To calculate the Vout max, it is necessary to take into account of the VF variation and the number of LED connection in series. Vout max = (VF +  $\triangle$  VF)  $\times$  N + 1.0V  $\triangle$  VF: VF Variation N: Number of LED connection in series

- ② Calculation of the output current Iout  $I = ILED \times 1.05 \times M$  M:Number of LED connection in parallel
- ③ Calculation of the input peak current IL\_MAX IL\_MAX = IL\_AVG +  $1/2 \Delta$ IL IL\_AVG = (VIN + Vout)  $\times$  lout / (n  $\times$  VIN)

$$
\Delta IL = \frac{VIN}{L} \times \frac{1}{Fosc} \times \frac{Vout}{VIN+Vout}
$$
 n: efficiency Fosc: switching frequency

- ・The worst case scenario for VIN is when it is at the minimum, and thus the minimum value should be applied in the equation.
- $\cdot$  The L value of 10µF  $\sim$  47µF is recommended. The current-mode type of DC/DC conversion is adopted for BD8113EFV, which is optimized with the use of the recommended L value in the design stage. This recommendation is based upon the efficiency as well as the stability. The L values outside this recommended range may cause irregular switching waveform and hence deteriorate stable operation.
- ・n (efficiency) is approximately 80%



- 2. The setting of over-current protection Choose Rcs with the use of the equation Vocp\_min (=0.54V) / Rcs > IL\_MAX When investigating the margin, it is worth noting that the L value may vary by approximately  $\pm 30\%$ .
- 3. The selection of the L

In order to achieve stable operation of the current-mode DC/DC converter, we recommend selecting the L value in the range indicated below:

0.05 
$$
[V/\mu s] < \frac{\text{Vout} \times \text{Rcs}}{L} < 0.3
$$
  $[V/\mu s]$ \n\nThe smaller  $\frac{\text{Vout} \times \text{Rcs}}{L}$  allows stability improvement but slows down the response time.

4. Selection of coil L, diode D1 and D2, MOSFET M1 and M2, and Rcs



 $\frac{1}{2}$  Allow some margin, such as the tolerance of the external components, when selecting.

※ In order to achieve fast switching, choose the MOSFETs with the smaller gate-capacitance.

5. Selection of the output capacitor

Select the output capacitor Cout based on the requirement of the ripple voltage Vpp.

$$
Vpp = \frac{lout}{Cout} \times \frac{Vout}{Vout+VIN} \times \frac{1}{Fosc} + IL_MIN \times RESR
$$

Choose Cout that allows the Vpp to settle within the requirement. Allow some margin also, such as the tolerance of the external components.

6. Selection of the input capacitor

A capacitor at the input is also required as the peak current flows between the input and the output in DC/DC conversion. We recommend an input capacitor greater than 10 $\mu$ F with the ESR smaller than 100m $\Omega$ . The input capacitor outside of our recommendation may cause large ripple voltage at the input and hence lead to malfunction.

- 7. Phase Compensation Guidelines
	- In general, the negative feedback loop is stable when the following condition is met:
	- ・Overall gain of 1 (0dB) with a phase lag of less than 150º (i.e., a phase margin of 30º or more) However, as the DC/DC converter constantly samples the switching frequency, the gain-bandwidth (GBW) product of the entire series should be set to 1/10 the switching frequency of the system. Therefore, the overall stability characteristics of the application are as follows:
	- ・Overall gain of 1 (0dB) with a phase lag of less than 150º (i.e., a phase margin of 30º or more)
	- ・GBW (frequency at gain 0dB) of 1/10 the switching frequency

Thus, to improve response within the GBW product limits, the switching frequency must be increased.

The key for achieving stability is to place fz near to the GBW.

 $2\pi$  RLCout

Phase-lead  $fz = \frac{1}{2\pi G \epsilon^2 P \epsilon^2}$  [Hz] Phase-lag  $fp1 = \frac{1}{2 \pi P L C_0 t}$  [Hz] 2πCpcRpc



Good stability would be obtained when the fz is set between  $1$ kHz $\sim$ 10kHz.

In buck-boost applications, Right-Hand-Plane (RHP) Zero exists. This Zero has no gain but a pole characteristic in terms of phase. As this Zero would cause instability when it is in the control loop, so it is necessary to bring this zero before the GBW.

fRHP= <sup>22</sup> 1 I [Hz] I<sub>LOAD</sub>: MAXIMUM LOAD CURRENT  $2\pi$  Load Vout+VIN/(Vout+VIN)

It is important to keep in mind that these are very loose guidelines, and adjustments may have to be made to ensure stability in the actual circuitry. It is also important to note that stability characteristics can change greatly depending on factors such as substrate layout and load conditions. Therefore, when designing for mass-production, stability should be thoroughly investigated and confirmed in the actual physical design.

8. Setting of the over-voltage protection

We recommend setting the over-voltage protection Vovp 1.2V to 1.5V greater than Vout which is adjusted by the number of LEDs in series connection. Less than 1.2V may cause unexpected detection of the LED open and short during the PWM brightness control. For the Vovp greater than 1.5V, the LED short detection may become invalid.



9. Setting of the soft-start The soft-start allows minimization of the coil current as well as the overshoot of the output voltage at the start-up.

For the capacitance we recommend in the range of  $0.001 \times 0.1$ uF. For the capacitance less than 0.001uF may cause overshoot of the output voltage. For the capacitance greater than 0.1uF may cause massive reverse current through the parasitic elements of the IC and damage the whole device. In case it is necessary to use the capacitance greater than 0.1uF, ensure to have a reverse current protection diode at the Vcc or a bypass diode placed between the SS-pin and the Vcc.

Soft-start time TSS

TSS = CSSX0.7V / 5uA [s] CSS: The capacitance at the SS-pin

10 Verification of the operation by taking measurements

The overall characteristic may change by load current, input voltage, output voltage, inductance, load capacitance, switching frequency, and the PCB layout. We strongly recommend verifying your design by taking the actual measurements.

#### ●Power Dissipation Calculation

Power dissipation can be calculated as follows:

Pc(N) = ICC\*VCC + 2\*Ciss\*VREG\*Fsw\*Vcc+[VLED\*N+△Vf\*(N-1)]\*ILED

- **I<sub>cc</sub>** Maximum circuit current
- V<sub>cc</sub> Supply power voltage
- C<sub>iss</sub> External FET capacitance
- Vsw SW gate voltage
- F<sub>sw</sub> SW frequency
- VLED Control voltage
- N LED parallel numeral
- ΔVf LED Vf fluctuation
- **ILED** LED output current

Sample Calculation:

 $Pc(2) = 10 \text{ mA} \times 30 \text{ V} + 500 \text{ pF} \times 5 \text{ V} \times 300 \text{ kHz} \times 30 \text{ V} + [1.0 \text{ V} \times 2 + \triangle \text{ Vf} \times 1] \times 100 \text{ mA}$ When  $\triangle Vf = 3.0V$ , Pc (2) = 0.82W



Fig.26

Note 1: Power dissipation calculated when mounted on 70mm X 70mm X 1.6mm glass epoxy substrate (1-layer platform/copper thickness 18µm) Note 2: Power dissipation changes with the copper foil density of the board. This value represents only observed values, not guaranteed values.



- The coupling capacitors CVCC and CREG should be mounted as close as possible to the IC's pins.
- Large currents may pass through DGND and PGND, so each should have its own low-impedance routing to the system ground.
- Noise should be minimized as much as possible on pins VDAC, ISET,RT and COMP.
- PWM, SYNC and LED1,2 carry switching signals, so ensure during layout that surrounding traces are not affected by crosstalk.

# ●How to select parts of application



When performing open/short tests of the external components, the open condition of D1 or D2 may cause permanent damage to the driver and/or the external components. In order to prevent this, we recommend having parallel connections for D1 and D2.

# ●Interfaces Input/output Equivalent Circuits (terminal name follows pin number)



※All values typical.

# ●Notes for use

1. Absolute maximum ratings

We are careful enough for quality control about this IC. So, there is no problem under normal operation, excluding that it exceeds the absolute maximum ratings. However, this IC might be destroyed when the absolute maximum ratings, such as impressed voltages or the operating temperature range(Topr), is exceeded, and whether the destruction is short circuit mode or open circuit mode cannot be specified. Please take into consideration the physical countermeasures for safety, such as fusing, if a particular mode that exceeds the absolute maximum rating is assumed.

2. Reverse polarity connection

Connecting the power line to the IC in reverse polarity (from that recommended) will damage the part. Please utilize the direction protection device as a diode in the supply line.

3. Power supply line

Due to return of regenerative current by reverse electromotive force, using electrolytic and ceramic suppress filter capacitors (0.1µF) close to the IC power input terminals (Vcc and GND) are recommended. Please note the electrolytic capacitor value decreases at lower temperatures and examine to dispense physical measures for safety.

And, for ICs with more than one power supply, it is possible that rush current may flow instantaneously due to the internal powering sequence and delays. Therefore, give special consideration to power coupling capacitance, width of power wiring, GND wiring, and routing of wiring. Please make the power supply lines (where large current flow) wide enough to reduce the resistance of the power supply patterns, because the resistance of power supply pattern might influence the usual operation.

4. GND line

The ground line is where the lowest potential and transient voltages are connected to the IC.

5. Thermal design

Do not exceed the power dissipation (Pd) of the package specification rating under actual operation, and please design enough temperature margins.

6. Short circuit mode between terminals and wrong mounting

Do not mount the IC in the wrong direction and be careful about the reverse-connection of the power connector. Moreover, this IC might be destroyed when the dust short the terminals between them or power supply, GND.

- 7. Radiation
- Strong electromagnetic radiation can cause operation failures.

8. ASO(Area of Safety Operation.)

- Do not exceed the maximum ASO and the absolute maximum ratings of the output driver.
- 9. TSD(Thermal shut-down)

The TSD is activated when the junction temperature (Tj) reaches 175℃(with 25℃ hysteresis), and the output terminal is switched to Hi-z. The TSD circuit aims to intercept IC from high temperature. The guarantee and protection of IC are not purpose. Therefore, please do not use this IC after TSD circuit operates, nor use it for assumption that operates the TSD circuit.

10. Inspection by the set circuit board

The stress might hang to IC by connecting the capacitor to the terminal with low impedance. Then, please discharge electricity in each and all process. Moreover, in the inspection process, please turn off the power before mounting the IC, and turn on after mounting the IC. In addition, please take into consideration the countermeasures for electrostatic damage, such as giving the earth in assembly process, transportation or preservation.

11. IC terminal input

This IC is a monolithic IC, and has  $P^+$  isolation and P substrate for the element separation. Therefore, a parasitic PN junction is firmed in this P-layer and N-layer of each element. For instance, the resistor or the transistor is connected to the terminal as shown in the figure below. When the GND voltage potential is greater than the voltage potential at Terminals A or B, the PN junction operates as a parasitic diode. In addition, the parasitic NPN transistor is formed in said parasitic diode and the N layer of surrounding elements close to said parasitic diode. These parasitic elements are formed in the IC because of the voltage relation. The parasitic element operating causes the wrong operation and destruction. Therefore, please be careful so as not to operate the parasitic elements by impressing to input terminals lower voltage than GND(P substrate). Please do not apply the voltage to the input terminal when the power-supply voltage is not impressed. Moreover, please impress each input terminal lower than the power-supply voltage or equal to the specified range in the guaranteed voltage when the power-supply voltage is impressing.



Simplified structure of IC

12. Earth wiring pattern

Use separate ground lines for control signals and high current power driver outputs. Because these high current outputs that flows to the wire impedance changes the GND voltage for control signal. Therefore, each ground terminal of IC must be connected at the one point on the set circuit board. As for GND of external parts, it is similar to the above-mentioned.

# ●Ordering part number



# **HTSSOP-B24**







Thank you for your accessing to ROHM product informations. More detail product informations and catalogs are available, please contact us.

# ROHM Customer Support System

http://www.rohm.com/contact/