

# Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

## **Continuity of document content**

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

# **Continuity of ordering part numbers**

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com



# Single-Chip IEEE 802.11 b/g/n MAC/Baseband/ Radio with Integrated Bluetooth 5.2 Compliance

The Cypress CYW43439 is a highly integrated single-chip solution and offers the lowest RBOM in the industry for smartphones, tablets, and a wide range of other portable devices. The chip includes a 2.4 GHz WLAN IEEE 802.11 b/g/n MAC/baseband/radio, and Bluetooth 5.0 compliance. In addition, it integrates a power amplifier (PA) that meets the output power requirements of most handheld systems, a low-noise amplifier (LNA) for best-in-class receiver sensitivity, and an internal transmit/receive (iTR) RF switch, further reducing the overall solution cost and printed circuit board area.

The WLAN host interface supports gSPI and SDIO v2.0 modes, providing a raw data transfer rate up to 200 Mbps when operating in 4-bit mode at a 50 MHz bus frequency. An independent, high-speed UART is provided for the Bluetooth host interface.

Using advanced design techniques and process technology to reduce active and idle power, the CYW43439 is designed to address the needs of highly mobile devices that require minimal power consumption and compact size. It includes a power management unit that simplifies the system power topology and allows for operation directly from a rechargeable mobile platform battery while maximizing battery life.

The CYW43439 implements the world's most advanced Enhanced Collaborative Coexistence algorithms and hardware mechanisms, allowing for an extremely collaborative WLAN and Bluetooth coexistence.

### **Features**

### IEEE 802.11x Key Features

- Single-band 2.4 GHz IEEE 802.11b/g/n.
- Integrated iTR switch supports a single 2.4 GHz antenna shared between WLAN and Bluetooth.
- Supports explicit IEEE 802.11n transmit beamforming.
- Supports standard SDIO v2.0 and gSPI host interfaces.
- Supports Space-Time Block Coding (STBC) in the receiver.
- Integrated ARM Cortex-M3 processor and on-chip memory for complete WLAN subsystem functionality, minimizing the need to wake up the applications processor for standard WLAN functions. This allows for further minimization of power consumption, while maintaining the ability to fieldupgrade with future features. On-chip memory includes 512 KB SRAM and 640 KB ROM.

### Bluetooth/BLE Key Features

- Qualified for Bluetooth Core Specification 5.0 compliance
- Supports Bluetooth 5.0's LE Secure Connections
- Bluetooth Class 1 or Class 2 transmitter operation.
- Supports extended Synchronous Connections (eSCO), for enhanced voice quality by allowing for retransmission of dropped packets.
- Adaptive Frequency Hopping (AFH) for reducing radio frequency interference.

- Interface support Host Controller Interface (HCI) using a high-speed UART interface and PCM for audio data.
- Low-power consumption improves battery life of handheld devices.
- Supports multiple simultaneous Advanced Audio Distribution Profiles (A2DP) for stereo sound.

### **General Features**

- Supports a battery voltage range from 3.0V to 4.8V with an internal switching regulator.
- Programmable dynamic power management.
- 4 Kbit One-Time Programmable (OTP) memory for storing board parameters.
- Can be routed on low-cost 1 x 1 PCB stack-ups.
- 63-ball WLBGA package (4.87 mm × 2.87 mm, 0.4 mm pitch).
- Security:
  - □ WPA, WPA2 and WPA3 support for powerful encryption
     □ and authentication.
  - □ AES in WLAN hardware for faster data encryption and IEEE 802.11i compatibility.
  - □ Reference WLAN subsystem provides Wi–Fi Protected Setup (WPS).
- Worldwide regulatory support: Global products supported with worldwide homologated design.

**Cypress Semiconductor Corporation**Document Number: 002-30348 Rev. \*D






Figure 1. CYW43439 System Block Diagram



# **Contents**

1.	Ove	erview	5		7.5.2	Host Controller Power Management	
	1.1	Overview	5		7.5.3	BBC Power Management	
	1.2	Features	6		7.5.4 7.5.5	FM Power ManagementWideband Speech	
	1.3	Standards Compliance	6		7.5.6	Packet Loss Concealment	
2.		ver Supplies and Power Management			7.5.7 7.5.8	Codec Encoding	
	2.1	Power Supply Topology	8		7.5.0	Streams	33
	2.2	CYW43439 PMU Features	8	7.6	Adapt	ive Frequency Hopping	
	2.3	WLAN Power Management 1	1	7.7	-	nced Bluetooth/WLAN Coexistence	
	2.4	PMU Sequencing1				Connection (Interlaced Page and Inquiry	00
	2.5	Power-Off Shutdown 1		7.0		s)	33
	2.6	Power-Up/Power-Down/Reset Circuits 1	_				
		·	٠.			cessor and Memory Unit for	24
3.	Fre	quency References 1	3			<b>1</b>	
	3.1	Crystal Interface and Clock Generation 1	3	8.1		ROM, and Patch Memory	
	3.2	TCXO 1	3	8.2	Reset		34
	3.3	External 32.768 kHz Low-Power Oscillator 1	5 <b>9.</b>	Blu	etooth	Peripheral Transport Unit	35
4.	WL	AN System Interfaces 1	6	9.1	PCM	Interface	
	4.1	SDIO v2.0 1			9.1.1	Slot Mapping	
		4.1.1 SDIO Pin Descriptions 1			9.1.2	Frame Synchronization  Data Formatting	
	4.2	Generic SPI Mode1	7		-	Wideband Speech Support	
		4.2.1 SPI Protocol 1				PCM Interface Timing	
		4.2.2 gSPI Host-Device Handshake		9.2		Interface	
		4.2.3 Boot-Up Sequence					
5.	WL	AN Radio Subsystem2	5			Global Functions	
	5.1	Receive Path2	.6			I CPU and Memory Subsystem	
	5.2	Transmit Path2	.6			ime Programmable Memory	
	5.3	Calibration	26			Interface	
6	ы	etooth Overview 2	7			nal Coexistence Interface	
О.				10.5	JTAG	Interface	43
		Features		10.6	UART	Interface	43
	6.2	Bluetooth Radio	44	.WL	AN So	ftware Architecture	44
		6.2.1 Transmit	.0			Software Architecture	
		6.2.3 Digital Demodulator and Bit Synchronizer				e Software Architecture	
		6.2.4 Power Amplifier		11.2		Remote Downloader	
		6.2.5 Receiver		11.3		ess Configuration Utility	
		6.2.6 Digital Demodulator and Bit Synchronizer					
		6.2.7 Receiver Signal Strength Indicator 2 6.2.8 Local Oscillator Generation				d Signal Descriptions	
		6.2.9 Calibration				lap	
7.	Blu	etooth Baseband Core2		12.2		GA Ball List in Ball Number Order with X-` linates	
	7.1	Bluetooth Standard Features 2	.9	12.3	WLBG	GA Ball List Ordered By Ball Name	48
	7.2	Bluetooth 5.2 Features	.9			Descriptions	
	7.3	Link Control Layer2	.9			I GPIO Signals and Strapping Options	
	7.4	Test Mode Support				Debug Options	
	7.5	Bluetooth Power Management Unit 3	30		-	ates	
		7.5.1 RF Power Management 3	iU				



13.DC	Characteristics	55
13.1	Absolute Maximum Ratings	55
13.2	Environmental Ratings	55
13.3	Electrostatic Discharge Specifications	55
13.4	Recommended Operating Conditions and DC Characteristics	56
14.WL	AN RF Specifications	58
14.1	2.4 GHz Band General RF Specifications	58
14.2	WLAN 2.4 GHz Receiver Performance	
	Specifications	59
14.3	WLAN 2.4 GHz Transmitter Performance	
	Specifications	
14.4	General Spurious Emissions Specifications	63
15. Blu	etooth RF Specifications	64
16. Inte	rnal Regulator Electrical Specifications.	70
16.1	Core Buck Switching Regulator	70
16.2	3.3V LDO (LDO3P3)	71
16.3	CLDO	72
16.4	LNLDO	73
17. Sys	tem Power Consumption	74
17.1	WLAN Current Consumption	
	17.1.1 2.4 GHz Mode	
17.2	Bluetooth Consumption	75

18. Interface Timing and AC Characteristics	76
18.1 SDIO Default Mode Timing	.76
18.2 SDIO High-Speed Mode Timing	.77
18.3 gSPI Signal Timing	
18.4 JTAG Timing	.78
19. Power-Up Sequence and Timing	79
19.1 Sequencing of Reset and Regulator Control	
Signals	.79
19.1.1 Description of Control Signals	.79
19.1.2 Control Signal Timing Diagrams	.80
20. Package Information	82
20.1 Package Thermal Characteristics 20.1.1 Junction Temperature Estimation and Po Versus Theta <sub>ic</sub>	SI
21. Mechanical Information	83
22. Ordering Information	85
26. Additional Information	85
26.1 Acronyms and Abbreviations	.85
26.2 IoT Resources	.85
Document History	86
Sales, Solutions, and Legal Information	87
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	
Cypress Developer Community	.87
Technical Support	



### 1. Overview

#### 1.1 Overview

The Cypress CYW43439 provides the highest level of integration for a mobile or handheld wireless system, with integrated IEEE 802.11 b/g/n. It provides a small form-factor solution with minimal external components to drive down cost for mass volumes and allows for handheld device flexibility in size, form, and function. The CYW43439 is designed to address the needs of highly mobile devices that require minimal power consumption and reliable operation.

Figure 2 shows the interconnection of all the major physical blocks in the CYW43439 and their associated external interfaces, which are described in greater detail in subsequent sections.




Figure 2. CYW43439 Block Diagram



#### 1.2 Features

The CYW43439 supports the following WLAN and Bluetooth features:

- IEEE 802.11b/g/n single-band radio with an internal power amplifier, LNA, and T/R switch
- BT5.2 Compliance
- LE over SDIO
- LE Mesh
- Bluetooth 5.2 with integrated Class 1 PA
- Concurrent Bluetooth, and WLAN operation
- On-chip WLAN driver execution capable of supporting IEEE 802.11 functionality
- Simultaneous BT/WLAN reception with a single antenna
- WLAN host interface options:
  - □ SDIO v2.0, including default and high-speed timing.
  - □ gSPI—up to a 50 MHz clock rate
- BT UART (up to 4 Mbps) host digital interface that can be used concurrently with the above WLAN host interfaces.
- ECI—enhanced coexistence support, which coordinates BT SCO transmissions around WLAN receptions.
- PCM for BT audio
- HCI high-speed UART (H4 and H5) transport support
- Wideband speech support (16 bits, 16 kHz sampling PCM, through PCM interfaces)
- Bluetooth SmartAudio<sup>®</sup> technology improves voice and music quality to headsets.
- Bluetooth low power inquiry and page scan
- Bluetooth Low Energy (BLE) support
- Bluetooth Packet Loss Concealment (PLC)
- Multiple simultaneous A2DP audio streams

#### 1.3 Standards Compliance

The CYW43439 supports the following standards:

- Bluetooth 5.2 compliance (Basic Rate, Enhanced Data Rate and Bluetooth Low Energy)
- IEEE 802.11n—Handheld Device Class (Section 11)
- IEEE 802.11b
- IEEE 802.11g
- IEEE 802.11d
- IEEE 802.11h
- IEEE 802.11i
- The CYW43439 will support the following future drafts/standards:
- IEEE 802.11r Fast Roaming (between APs)
- IEEE 802.11k Resource Management
- IEEE 802.11w Secure Management Frames
- IEEE 802.11 Extensions:
- IEEE 802.11e QoS Enhancements (as per the WMM® specification is already supported)
- IEEE 802.11i MAC Enhancements
- IEEE 802.11r Fast Roaming Support



■ IEEE 802.11k Radio Resource Measurement

The CYW43439 supports the following security features and proprietary protocols:

- Security:
  - □ WEP
- □ WPA<sup>™</sup> Personal
  □ WPA2<sup>™</sup> Personal
  □ WPA3<sup>™</sup>
- □ WMM
- □ WMM-PS (U-APSD)
- □ WMM-SA
- □ WAPI
- □ AES (Hardware Accelerator)
- ☐ TKIP (host-computed)
- □ CKIP (SW Support)
- Proprietary Protocols:
  - □ CCXv2
  - □ CCXv3
  - □ CCXv4
  - □ CCXv5
- IEEE 802.15.2 Coexistence Compliance on silicon solution compliant with IEEE 3-wire requirements.



### 2. Power Supplies and Power Management

### 2.1 Power Supply Topology

One Buck regulator, multiple LDO regulators, and a power management unit (PMU) are integrated into the CYW43439. All regulators are programmable via the PMU. These blocks simplify power supply design for Bluetooth and WLAN functions in embedded designs.

A single VBAT (3.0V to 4.8V DC maximum) and VDDIO supply (1.8V to 3.3V) can be used, with all additional voltages being provided by the regulators in the CYW43439.

Two control signals, BT\_REG\_ON and WL\_REG\_ON, are used to power up the regulators and take the respective circuit blocks out of reset. The CBUCK CLDO and LNLDO power up when any of the reset signals are deasserted. All regulators are powered down only when both BT\_REG\_ON and WL\_REG\_ON are deasserted. The CLDO and LNLDO can be turned on and off based on the dynamic demands of the digital baseband.

The CYW43439 allows for an extremely low power-consumption mode by completely shutting down the CBUCK, CLDO, and LNLDO regulators. When in this state, LPLDO1 provides the CYW43439 with all required voltage, further reducing leakage currents.

Note: VBAT should be connected to the LDO VDDBAT5V and SR VDDBAT5V pins of the device.

Note: VDDIO should be connected to the WCC VDDIO pin of the device.

#### 2.2 CYW43439 PMU Features

The PMU supports the following:

- VBAT to 1.35Vout (170 mA nominal, 370 mA maximum) Core-Buck (CBUCK) switching regulator
- VBAT to 3.3Vout (250 mA nominal, 450 mA maximum 800 mA peak maximum) LDO3P3
- 1.35V to 1.2Vout (100 mA nominal, 150 mA maximum) LNLDO
- 1.35V to 1.2Vout (80 mA nominal, 200 mA maximum) CLDO with bypass mode for deep sleep
- Additional internal LDOs (not externally accessible)
- PMU internal timer auto-calibration by the crystal clock for precise wake-up timing from extremely low power-consumption mode.

Figure 3 and Figure 4 show the typical power topology of the CYW43439.







Figure 3. Typical Power Topology (1 of 2)



Figure 4. Typical Power Topology (2 of 2)



Document Number: 002-30348 Rev. \*D Page 10 of 87



### 2.3 WLAN Power Management

The CYW43439 has been designed with the stringent power consumption requirements of mobile devices in mind. All areas of the chip design are optimized to minimize power consumption. Silicon processes and cell libraries were chosen to reduce leakage current and supply voltages. Additionally, the CYW43439 integrated RAM is a high volatile memory with dynamic clock control. The dominant supply current consumed by the RAM is leakage current only. Additionally, the CYW43439 includes an advanced WLAN power management unit (PMU) sequencer. The PMU sequencer provides significant power savings by putting the CYW43439 into various power management states appropriate to the operating environment and the activities that are being performed. The power management unit enables and disables internal regulators, switches, and other blocks based on a computation of the required resources and a table that describes the relationship between resources and the time needed to enable and disable them. Power-up sequences are fully programmable. Configurable, free-running counters (running at the 32.768 kHz LPO clock) in the PMU sequencer are used to turn on/turn off individual regulators and power switches. Clock speeds are dynamically changed (or gated altogether) for the current mode. Slower clock speeds are used wherever possible.

The CYW43439 WLAN power states are described as follows:

- Active mode—All WLAN blocks in the CYW43439 are powered up and fully functional with active carrier sensing and frame transmission and receiving. All required regulators are enabled and put in the most efficient mode based on the load current. Clock speeds are dynamically adjusted by the PMU sequencer.
- Doze mode—The radio, analog domains, and most of the linear regulators are powered down. The rest of the CYW43439 remains powered up in an IDLE state. All main clocks (PLL, crystal oscillator) are shut down to reduce active power to the minimum. The 32.768 kHz LPO clock is available only for the PMU sequencer. This condition is necessary to allow the PMU sequencer to wake up the chip and transition to Active mode. In Doze mode, the primary power consumed is due to leakage current.
- Deep-sleep mode—Most of the chip, including analog and digital domains, and most of the regulators are powered off. Logic states in the digital core are saved and preserved to retention memory in the always-on domain before the digital core is powered off. To avoid lengthy hardware reinitialization, the logic states in the digital core are restored to their pre-deep-sleep settings when a wake-up event is triggered by an external interrupt, a host resume through the SDIO bus, or by the PMU timers.
- Power-down mode—The CYW43439 is effectively powered off by shutting down all internal regulators. The chip is brought out of this mode by external logic re-enabling the internal regulators.

#### 2.4 PMU Sequencing

The PMU sequencer is used to minimize system power consumption. It enables and disables various system resources based on a computation of required resources and a table that describes the relationship between resources and the time required to enable and disable them.

Resource requests can derive from several sources: clock requests from cores, the minimum resources defined in the *ResourceMin* register, and the resources requested by any active resource request timers. The PMU sequencer maps clock requests into a set of resources required to produce the requested clocks.

Each resource is in one of the following four states:

- enabled
- disabled
- transition on
- transition off

The timer value is 0 when the resource is enabled or disabled and nonzero during state transition. The timer is loaded with the time\_on or time\_off value of the resource when the PMU determines that the resource must be enabled or disabled. That timer decrements on each 32.768 kHz PMU clock. When it reaches 0, the state changes from transition\_off to disabled or transition\_on to enabled. If the time\_on value is 0, the resource can transition immediately from disabled to enabled. Similarly, a time\_off value of 0 indicates that the resource can transition immediately from enabled to disabled. The terms *enable sequence* and *disable sequence* refer to either the immediate transition or the timer load-decrement sequence.

During each clock cycle, the PMU sequencer performs the following actions:

- Computes the required resource set based on requests and the resource dependency table.
- Decrements all timers whose values are nonzero. If a timer reaches 0, the PMU clears the ResourcePending bit for the resource and inverts the ResourceState bit.
- Compares the request with the current resource status and determines which resources must be enabled or disabled.
- Initiates a disable sequence for each resource that is enabled, no longer being requested, and has no powered-up dependents.
- Initiates an enable sequence for each resource that is disabled, is being requested, and has all of its dependencies enabled.



#### 2.5 Power-Off Shutdown

The CYW43439 provides a low-power shutdown feature that allows the device to be turned off while the host, and any other devices in the system, remain operational. When the CYW43439 is not needed in the system, VDDIO\_RF and VDDC are shut down while VDDIO remains powered. This allows the CYW43439 to be effectively off while keeping the I/O pins powered so that they do not draw extra current from any other devices connected to the I/O.

During a low-power shutdown state, provided VDDIO remains applied to the CYW43439, all outputs are tristated, and most input signals are disabled. Input voltages must remain within the limits defined for normal operation. This is done to prevent current paths or create loading on any digital signals in the system, and enables the CYW43439 to be fully integrated in an embedded device and to take full advantage of the lowest power-savings modes.

When the CYW43439 is powered on from this state, it is the same as a normal power-up, and the device does not retain any information about its state from before it was powered down.

#### 2.6 Power-Up/Power-Down/Reset Circuits

The CYW43439 has two signals (see Table 1) that enable or disable the Bluetooth and WLAN circuits and the internal regulator blocks, allowing the host to control power consumption. For timing diagrams of these signals and the required power-up sequences, see Section 19.: "Power-Up Sequence and Timing".

Table 1. Power-Up/Power-Down/Reset Control Signals

Signal	Description
WL_REG_ON	This signal is used by the PMU (with BT_REG_ON) to power-up the WLAN section. It is also OR-gated with the BT_REG_ON input to control the internal CYW43439 regulators. When this pin is high, the regulators are enabled and the WLAN section is out of reset. When this pin is low, the WLAN section is in reset. If BT_REG_ON and WL_REG_ON are both low, the regulators are disabled. This pin has an internal 200 k $\Omega$ pull-down resistor that is enabled by default. It can be disabled through programming.
BT_REG_ON	This signal is used by the PMU (with WL_REG_ON) to decide whether or not to power down the internal CYW43439 regulators. If BT_REG_ON and WL_REG_ON are low, the regulators will be disabled. This pin has an internal 200 k $\Omega$ pull-down resistor that is enabled by default. It can be disabled through programming.



### 3. Frequency References

An external crystal is used for generating all radio frequencies and normal operation clocking. As an alternative, an external frequency reference driven by a temperature-compensated crystal oscillator (TCXO) signal may be used. No software settings are required to differentiate between the two. In addition, a low-power oscillator (LPO) is provided for lower power mode timing.

### 3.1 Crystal Interface and Clock Generation

The CYW43439 can use an external crystal to provide a frequency reference. The recommended configuration for the crystal oscillator, including all external components, is shown in Figure 5. Consult the reference schematics for the latest configuration.

C

12 - 27 pF

WLRF\_XTAL\_XOP

WLRF\_XTAL\_XON

12 - 27 pF

Note: Resistor value determined by crystal drive level. See reference schematics for details.

Figure 5. Recommended Oscillator Configuration

The CYW43439 uses a fractional-N synthesizer to generate the radio frequencies, clocks, and data/packet timing so that it can operate using numerous frequency references. The frequency reference can be an external source such as a TCXO or a crystal interfaced directly to the CYW43439.

The default frequency reference setting is a 37.4 MHz crystal or TCXO. The signal requirements and characteristics for the crystal interface are shown in Table 2.

**Note:** Although the fractional-N synthesizer can support many reference frequencies, frequencies other than the default require support to be added in the driver, plus additional extensive system testing. Contact Cypress for further details.

#### **3.2 TCXO**

As an alternative to a crystal, an external precision TCXO can be used as the frequency reference, provided that it meets the phase noise requirements listed in Table 2.

If the TCXO is dedicated to driving the CYW43439, it should be connected to the WLRF\_XTAL\_XOP pin through an external capacitor with value ranges from 200 pF to 1000 pF as shown in Figure 6.

200 pF – 1000 pF

TCXO WLRF\_XTAL\_XOP

NC WLRF\_XTAL\_XON

Figure 6. Recommended Circuit to Use with an External Dedicated TCXO



Table 2. Crystal Oscillator and External Clock Requirements and Performance

Parameter	Conditions/Notes		Crysta	I	Exte			
			Тур.	Max.	Min.	Тур.	Max.	Units
Frequency	-	_	37.4 <sup>[1]</sup>	_	_	-	_	MHz
Crystal load capacitance	-	_	12	_	_	_	_	pF
ESR	-	_	_	60	_	_	_	Ω
Drive level	External crystal must be able to tolerate this drive level.	200	-	_	-	-	_	μW
Input Impedance (WLRF_X-	Resistive	_	_	_	10k	100k	_	Ω
TÁL_XÓP)	Capacitive		_	_	_	_	7	pF
WLRF_XTAL_XOP input voltage	AL_XOP input voltage AC-coupled analog signal		_	_	400 <sup>[2]</sup>	_	1260	mV <sub>p-p</sub>
WLRF_XTAL_XOP input low level			_	_	0	-	0.2	V
WLRF_XTAL_XOP input high level			_	_	1.0	-	1.26	V
Frequency tolerance Initial + over temperature	_	-20	_	20	-20	-	20	ppm
Duty cycle	37.4 MHz clock		_	_	40	50	60	%
Phase Noise <sup>[2], [3]</sup>	37.4 MHz clock at 10 kHz offset		_	_	_	_	-129	dBc/Hz
(IEEE 802.11 b/g)	37.4 MHz clock at 100 kHz offset	_	_	_	_	_	-136	dBc/Hz
Phase Noise <sup>[2], [3]</sup>	37.4 MHz clock at 10 kHz offset	_	_	_	-	_	-134	dBc/Hz
(IEEE 802.11n, 2.4 GHz)	37.4 MHz clock at 100 kHz offset	_	_	-	-	-	-141	dBc/Hz

#### Notes

 <sup>26</sup>MHz is supported as alternate clock frequency. The frequency step size is approximately 80 Hz. The CYW43439 does not auto-detect the reference clock frequency; the frequency is specified in the software and/or NVRAM file.
 For a clock reference other than 37.4 MHz, 20 × log10(f/37.4) dB should be added to the limits, where f = the reference clock frequency in MHz.

Phase noise is assumed flat above 100 kHz.
 The CYW43439 supports a 26 MHz reference clock sharing option. See the phase noise requirement in the table.



### 3.3 External 32.768 kHz Low-Power Oscillator

The CYW43439 uses a secondary low-frequency sleep clock for low-power mode timing. Either the internal low-precision LPO or an external 32.768 kHz precision oscillator is required. The internal LPO frequency range is approximately 33 kHz ± 30% over process, voltage, and temperature, which is adequate for some applications. However, one trade-off caused by this wide LPO tolerance is a small current consumption increase during power save mode that is incurred by the need to wake up earlier to avoid missing beacons.

Whenever possible, the preferred approach is to use a precision external 32.768 kHz clock that meets the requirements listed in Table 3.

**Note:** The CYW43439 will auto-detect the LPO clock. If it senses a clock on the EXT\_SLEEP\_CLK pin, it will use that clock. If it doesn't sense a clock, it will use its own internal LPO.

- To use the internal LPO: Tie EXT SLEEP CLK to ground. Do not leave this pin floating.
- To use an external LPO: Connect the external 32.768 kHz clock to EXT\_SLEEP\_CLK.

Table 3. External 32.768 kHz Sleep-Clock Specifications

Parameter	LPO Clock	Units	
Nominal input frequency	32.768	kHz	
Frequency accuracy	±200	ppm	
Duty cycle	30-70	%	
Input signal amplitude	200-3300	mV, p-p	
Signal type	Square wave or sine wave	-	
Input impedance <sup>[5]</sup>	>100	kΩ	
imput impedance.	<5	pF	
Clock jitter	<10,000	ppm	

#### Note

When power is applied or switched off.



### 4. WLAN System Interfaces

#### 4.1 SDIO v2.0

The CYW43439 WLAN section supports SDIO version 2.0. for both 1-bit (25 Mbps) and 4-bit modes (100 Mbps), as well as high speed 4-bit mode (50 MHz clocks—200 Mbps). It has the ability to map the interrupt signal on a GPIO pin. This out-of-band interrupt signal notifies the host when the WLAN device wants to turn on the SDIO interface. The ability to force control of the gated clocks from within the WLAN chip is also provided.

SDIO mode is enabled using the strapping option pins. See Table 17 for details.

Three functions are supported:

- Function 0 standard SDIO function. The maximum block size is 32 bytes.
- Function 1 backplane function to access the internal System-on-a-Chip (SoC) address space. The maximum block size is 64 bytes.
- Function 2 WLAN function for efficient WLAN packet transfer through DMA. The maximum block size is 512 bytes.

#### 4.1.1 SDIO Pin Descriptions

**Table 4. SDIO Pin Descriptions** 

	SD 4-Bit Mode		SD 1-Bit Mode		gSPI Mode
DATA0	Data line 0	DATA	Data line	DO	Data output
DATA1	Data line 1 or Interrupt	IRQ	Interrupt	IRQ	Interrupt
DATA2	Data line 2	NC	Not used	NC	Not used
DATA3	Data line 3	NC	Not used	CS	Card select
CLK	Clock	CLK	Clock	SCLK	Clock
CMD	Command line	CMD	Command line	DI	Data input

Figure 7. Signal Connections to SDIO Host (SD 4-Bit Mode)





Figure 8. Signal Connections to SDIO Host (SD 1-Bit Mode)






### 4.2 Generic SPI Mode

In addition to the full SDIO mode, the CYW43439 includes the option of using the simplified generic SPI (gSPI) interface/protocol. Characteristics of the gSPI mode include:

- Up to 50 MHz operation
- Fixed delays for responses and data from the device
- Alignment to host gSPI frames (16 or 32 bits)
- Up to 2 KB frame size per transfer
- Little-endian and big-endian configurations
- A configurable active edge for shifting
- Packet transfer through DMA for WLAN

gSPI mode is enabled using the strapping option pins. See Table 17 for details.

Figure 9. Signal Connections to SDIO Host (gSPI Mode)





#### 4.2.1 SPI Protocol

The SPI protocol supports both 16-bit and 32-bit word operation. Byte endianess is supported in both modes. Figure 10 and Figure 11 show the basic write and write/read commands.

Figure 10. gSPI Write Protocol





Figure 11. gSPI Read Protocol






#### **Command Structure**

The gSPI command structure is 32 bits. The bit positions and definitions are shown in Figure 12.

Figure 12. gSPI Command Structure



#### Write

The host puts the first bit of the data onto the bus half a clock-cycle before the first active edge following the CS going low. The following bits are clocked out on the falling edge of the gSPI clock. The device samples the data on the active edge.

#### Write/Read

The host reads on the rising edge of the clock requiring data from the device to be made available before the first rising-clock edge of the data. The last clock edge of the fixed delay word can be used to represent the first bit of the following data word. This allows data to be ready for the first clock edge without relying on asynchronous delays.

#### Read

The read command always follows a separate write to set up the WLAN device for a read. This command differs from the write/read command in the following respects: a) chip selects go high between the command/address and the data, and b) the time interval between the command/address is not fixed.



#### **Status**

The gSPI interface supports status notification to the host after a read/write transaction. This status notification provides information about packet errors, protocol errors, available packets in the RX queue, etc. The status information helps reduce the number of interrupts to the host. The status-reporting feature can be switched off using a register bit, without any timing overhead. The gSPI bus timing for read/write transactions with and without status notification are as shown in Figure 13 below and Figure 14. See Table 5 for information on status-field details.




Figure 13. gSPI Signal Timing Without Status




Figure 14. gSPI Signal Timing with Status (Response Delay = 0)

Table 5. gSPI Status Field Details

Bit	Name	Description
0	Data not available	The requested read data is not available.
1	Underflow	FIFO underflow occurred due to current (F2, F3) read command.
2	Overflow	FIFO overflow occurred due to current (F1, F2, F3) write command.
3	F2 interrupt	F2 channel interrupt.
5	F2 RX ready	F2 FIFO is ready to receive data (FIFO empty).
7	Reserved	-
8	F2 packet available	Packet is available/ready in F2 TX FIFO.
9:19	F2 packet length	Length of packet available in F2 FIFO

### 4.2.2 gSPI Host-Device Handshake

To initiate communication through the gSPI after power-up, the host needs to bring up the WLAN chip by writing to the wake-up WLAN register bit. Writing a 1 to this bit will start up the necessary crystals and PLLs so that the CYW43439 is ready for data transfer. The device can signal an interrupt to the host indicating that the device is awake and ready. This procedure also needs to be followed for waking up the device in sleep mode. The device can interrupt the host using the WLAN IRQ line whenever it has any information to pass to the host. On getting an interrupt, the host needs to read the interrupt and/or status register to determine the cause of the interrupt and then take necessary actions.



### 4.2.3 Boot-Up Sequence

After power-up, the gSPI host needs to wait 50 ms for the device to be out of reset. For this, the host needs to poll with a read command to F0 address 0x14. Address 0x14 contains a predefined bit pattern. As soon as the host gets a response back with the correct register content, it implies that the device has powered up and is out of reset. After that, the host needs to set the wake-up WLAN bit (F0 reg 0x00 bit 7). Wake-up WLAN turns the PLL on; however, the PLL doesn't lock until the host programs the PLL registers to set the crystal frequency.

For the first time after power-up, the host needs to wait for the availability of the low-power clock inside the device. Once it is available, the host needs to write to a PMU register to set the crystal frequency. This will turn on the PLL. After the PLL is locked, the chipActive interrupt is issued to the host. This indicates device awake/ready status. See Table 6 for information on gSPI registers.

In Table 6, the following notation is used for register access:

■ R: Readable from host and CPU

■ W: Writable from host■ U: Writable from CPU

Table 6. gSPI Registers

Address	Register	Bit	Access	Default	Description
	Word length	0	R/W/U	0	0: 16-bit word length 1: 32-bit word length
	Endianess	1	R/W/U	0	0: Little endian 1: Big endian
x0000	High-speed mode	4	R/W/U	1	O: Normal mode. Sample on SPICLK rising edge, output on falling edge.  1: High-speed mode. Sample and output on rising edge of SPICLK (default).
	Interrupt polarity	5	R/W/U	1	O: Interrupt active polarity is low.     I: Interrupt active polarity is high (default).
	Wake-up	7	R/W	0	A write of 1 denotes a wake-up command from host to device. This will be followed by an F2 interrupt from the gSPI device to host, indicating device awake status.
x0002	Status enable	0	R/W	1	O: No status sent to host after a read/write. Status sent to host after a read/write.
X0002	Interrupt with status	1	R/W	0	O: Do not interrupt if status is sent. I: Interrupt host even if status is sent.
x0003	Reserved	_	_	_	-
	Interrupt register	0	R/W	0	Requested data not available. Cleared by writing a 1 to this location.
		1	R	0	F2/F3 FIFO underflow from the last read.
x0004		2	R	0	F2/F3 FIFO overflow from the last write.
		5	R	0	F2 packet available
		6	R	0	F3 packet available
		7	R	0	F1 overflow from the last write.
		5	R	0	F1 Interrupt
x0005	Interrupt register	6	R	0	F2 Interrupt
		7	R	0	F3 Interrupt
x0006, x0007	Interrupt enable register	15:0	R/W/U	16'hE0E7	Particular interrupt is enabled if a corresponding bit is set.
x0008 to x000B	Status register	31:0	R	32'h0000	Same as status bit definitions



Table 6. gSPI Registers (Cont.)


Address	Register	Bit	Access	Default	Description
		0	R	1	F1 enabled
x000C, x000D	F1 info. register	1	R	0	F1 ready for data transfer
		13:2	R/U	12'h40	F1 maximum packet size
		0	R/U	1	F2 enabled
x000E, x000F	F2 info. register	1	R	0	F2 ready for data transfer
		15:2	R/U	14'h800	F2 maximum packet size
x0014 to x0017	Test-Read only register	31:0	R	32'hFEEDB EAD	This register contains a predefined pattern, which the host can read to determine if the gSPI interface is working properly.
x0018 to x001B	Test-R/W register	31:0	R/W/U	32'h000000 00	This is a dummy register where the host can write some pattern and read it back to determine if the gSPI interface is working properly.
x001C to x001F	Response delay registers	7:0	R/W	0x1D = 4, other registers = 0	Individual response delays for F0, F1, F2, and F3. The value of the registers is the number of byte delays that are introduced before data is shifted out of the gSPI interface during host reads.

Figure 15 shows the WLAN boot-up sequence from power-up to firmware download, including the initial device power-on reset (POR) evoked by the WL\_REG\_ON signal. After initial power-up, the WL\_REG\_ON signal can be held low to disable the CYW43439 or pulsed low to induce a subsequent reset.

**Note:** The CYW43439 has an internal power-on reset (POR) circuit. The device will be held in reset for a maximum of 3 ms after VDDC and VDDIO have both passed the 0.6V threshold.



Figure 15. WLAN Boot-Up Sequence






### 5. WLAN Radio Subsystem

The CYW43439 includes an integrated WLAN RF transceiver that has been optimized for use in 2.4 GHz Wireless LAN systems. It is designed to provide low power, low cost, and robust communications for applications operating in the globally available 2.4 GHz unlicensed ISM band. The transmit and receive sections include all on-chip filtering, mixing, and gain control functions. Improvements to the radio design include shared TX/RX baseband filters and high immunity to supply noise.

Figure 16 shows the radio functional block diagram.

Figure 16. Radio Functional Block Diagram





### 5.1 Receive Path

The CYW43439 has a wide dynamic range, direct conversion receiver. It employs high-order on-chip channel filtering to ensure reliable operation in the noisy 2.4 GHz ISM band.

#### 5.2 Transmit Path

Baseband data is modulated and upconverted to the 2.4 GHz ISM band. A linear on-chip power amplifier is included, which is capable of delivering high output powers while meeting IEEE 802.11b/g/n specifications without the need for an external PA. This PA is supplied by an internal LDO that is directly supplied by VBAT, thereby eliminating the need for a separate PALDO. Closed-loop output power control is integrated.

#### 5.3 Calibration

The CYW43439 features dynamic on-chip calibration, eliminating process variation across components. This enables the CYW43439 to be used in high-volume applications because calibration routines are not required during manufacturing testing. These calibration routines are performed periodically during normal radio operation. Automatic calibration examples include baseband filter calibration for optimum transmit and receive performance and LOFT calibration for leakage reduction. In addition, I/Q calibration, R calibration, and VCO calibration are performed on-chip.



#### 6. Bluetooth Overview

The CYW43439 is a Bluetooth 5.2 compliance, baseband processor and 2.4 GHz transceiver. It features the highest level of integration and eliminates all critical external components, thus minimizing the footprint, power consumption, and system cost of a Bluetooth plus WLAN solution.

The CYW43439 is the optimal solution for any Bluetooth voice and/or data application that also requires WLAN. The Bluetooth subsystem presents a standard Host Controller Interface (HCI) via a high speed UART and PCM interface for audio. The CYW43439 incorporates all Bluetooth 5.2 compliance features including secure simple pairing, sniff subrating, and encryption pause and resume. CYW43439 also supports Bluetooth 5.2 compliance LE Secure Connections.

The CYW43439 Bluetooth radio transceiver provides enhanced radio performance to meet the most stringent mobile phone temperature applications and the tightest integration into mobile handsets and portable devices. It is fully compatible with any of the standard TCXO frequencies and provides full radio compatibility to operate simultaneously with GPS, WLAN, NFC, and cellular radios.

The Bluetooth transmitter also features a Class 1 power amplifier with Class 2 capability.

#### 6.1 Features

### Major Bluetooth features of the CYW43439 include:

- Supports key features of upcoming Bluetooth standards
- Fully supports Bluetooth Core Specification 5.2 plus enhanced data rate (EDR) features:
  - ☐ Adaptive Frequency Hopping (AFH)
  - □ Quality of Service (QoS)
  - □ Extended Synchronous Connections (eSCO)—voice connections
  - ☐ Fast connect (interlaced page and inquiry scans)
  - □ Secure Simple Pairing (SSP)
  - □ Sniff Subrating (SSR)
  - □ Encryption Pause Resume (EPR)
  - ☐ Extended Inquiry Response (EIR)
  - ☐ Link Supervision Timeout (LST)
- UART baud rates up to 4 Mbps
- Supports Bluetooth 5.2 compliance LE Secure Connections optional feature
- Multipoint operation with up to seven active slaves
  - ☐ Maximum of seven simultaneous active ACL links
  - $\ensuremath{\square}$  Maximum of three simultaneous active SCO and eSCO connections with scatternet support
- Trigger Beacon fast connect (TBFC)
- Narrowband and wideband packet loss concealment
- Scatternet operation with up to four active piconets with background scan and support for scatter mode
- High-speed HCI UART transport support with low-power out-of-band BT\_DEV\_WAKE and BT\_HOST\_WAKE signaling (see "Host Controller Power Management")
- Channel-quality driven data rate and packet type selection
- Standard Bluetooth test modes
- Extended radio and production test mode features
- Full support for power savings modes
  - □ Bluetooth clock request
  - □ Bluetooth standard sniff
  - □ Deep-sleep modes and software regulator shutdown
- TCXO input and auto-detection of all standard handset clock frequencies. Also supports a low-power crystal, which can be used during power save mode for better timing accuracy.



#### 6.2 Bluetooth Radio

The CYW43439 has an integrated radio transceiver that has been optimized for use in 2.4 GHz Bluetooth wireless systems. It has been designed to provide low-power, low-cost, robust communications for applications operating in the globally available 2.4 GHz unlicensed ISM band. It is fully compliant with the Bluetooth Radio Specification and EDR specification and meets or exceeds the requirements to provide the highest communication link quality of service.

#### 6.2.1 Transmit

The CYW43439 features a fully integrated zero-IF transmitter. The baseband transmit data is GFSK-modulated in the modem block and upconverted to the 2.4 GHz ISM band in the transmitter path. The transmitter path has signal filters, an I/Q upconverter, an output power amplifier, and RF filters. The transmitter path also incorporates  $\pi/4$ –DQPSK for 2 Mbps and 8–DPSK for 3 Mbps to support EDR. The transmitter section is compatible with the Bluetooth Low Energy specification. The transmitter PA bias can also be adjusted to provide Bluetooth Class 1 or Class 2 operation.

#### 6.2.2 Digital Modulator

The digital modulator performs the data modulation and filtering required for the GFSK,  $\pi/4$ –DQPSK, and 8–DPSK signal. The fully digital modulator minimizes any frequency drift or anomalies in the modulation characteristics of the transmitted signal and is much more stable than direct VCO modulation schemes.

#### 6.2.3 Digital Demodulator and Bit Synchronizer

The digital demodulator and bit synchronizer take the low-IF received signal and perform an optimal frequency tracking and bit-synchronization algorithm.

#### 6.2.4 Power Amplifier

The fully integrated PA supports Class 1 or Class 2 output using a highly linearized, temperature-compensated design. This provides greater flexibility in front-end matching and filtering. Due to the linear nature of the PA combined with some integrated filtering, external filtering is required to meet the Bluetooth and regulatory harmonic and spurious requirements. For integrated mobile handset applications in which Bluetooth is integrated next to the cellular radio, external filtering can be applied to achieve near-thermal noise levels for spurious and radiated noise emissions. The transmitter features a sophisticated on-chip transmit signal strength indicator (TSSI) block to keep the absolute output power variation within a tight range across process, voltage, and temperature.

#### 6.2.5 Receiver

The receiver path uses a low-IF scheme to downconvert the received signal for demodulation in the digital demodulator and bit synchronizer. The receiver path provides a high degree of linearity, an extended dynamic range, and high-order on-chip channel filtering to ensure reliable operation in the noisy 2.4 GHz ISM band. The front-end topology with built-in out-of-band attenuation enables the CYW43439 to be used in most applications with minimal off-chip filtering. For integrated handset operation, in which the Bluetooth function is integrated close to the cellular transmitter, external filtering is required to eliminate the desensitization of the receiver by the cellular transmit signal.

#### 6.2.6 Digital Demodulator and Bit Synchronizer

The digital demodulator and bit synchronizer take the low-IF received signal and perform an optimal frequency tracking and bit synchronization algorithm.

### 6.2.7 Receiver Signal Strength Indicator

The radio portion of the CYW43439 provides a Receiver Signal Strength Indicator (RSSI) signal to the baseband so that the controller can take part in a Bluetooth power-controlled link by providing a metric of its own receiver signal strength to determine whether the transmitter should increase or decrease its output power.

#### 6.2.8 Local Oscillator Generation

Local Oscillator (LO) generation provides fast frequency hopping (1600 hops/second) across the 79 maximum available channels. The LO generation subblock employs an architecture for high immunity to LO pulling during PA operation. The CYW43439 uses an internal RF and IF loop filter.

#### 6.2.9 Calibration

The CYW43439 radio transceiver features an automated calibration scheme that is self contained in the radio. No user interaction is required during normal operation or during manufacturing to optimize performance. Calibration optimizes the performance of all the major blocks within the radio to within 2% of optimal conditions, including filter gain and phase characteristics, matching between key components, and key gain blocks. This takes into account process variation and temperature variation. Calibration occurs transparently during normal operation during the settling time of the hops and calibrates for temperature variations as the device cools and heats during normal operation in its environment.



### 7. Bluetooth Baseband Core

The Bluetooth Baseband Core (BBC) implements all of the time-critical functions required for high-performance Bluetooth operation. The BBC manages the buffering, segmentation, and routing of data for all connections. It also buffers data that passes through it, handles data flow control, schedules SCO/ACLTX/RX transactions, monitors Bluetooth slot usage, optimally segments and packages data into baseband packets, manages connection status indicators, and composes and decodes HCl packets. In addition to these functions, it independently handles HCl event types and HCl command types.

The following transmit and receive functions are also implemented in the BBC hardware to increase the reliability and security of data before sending and receiving it over the air:

- Symbol timing recovery, data deframing, forward error correction (FEC), header error control (HEC), cyclic redundancy check (CRC), data decryption, and data dewhitening in the receiver.
- Data framing, FEC generation, HEC generation, CRC generation, key generation, data encryption, and data whitening in the transmitter.

#### 7.1 Bluetooth Standard Features

The BBC supports all Bluetooth standard features, with the following benefits:

- Dual-mode classic Bluetooth and classic Low Energy (BT and BLE) operation.
- Low energy physical layer
- Low energy link layer
- Enhancements to HCI for low energy
- Low energy direct test mode
- 128 AES-CCM secure connection for both BT and BLE

**Note:** The CYW43439 is compatible with the Bluetooth Low Energy operating mode, which provides a dramatic reduction in the power consumption of the Bluetooth radio and baseband. The primary application for this mode is to provide support for low data rate devices, such as sensors and remote controls.

#### 7.2 Bluetooth 5.2 Features

CYW43439supports Bluetooth 5.2's new LE Secure Connections feature to enable secure connection establishment using the Elliptic-Curve Diffie-Hellman algorithm.

#### 7.3 Link Control Layer

The link control layer is part of the Bluetooth link control functions that are implemented in dedicated logic in the link control unit (LCU). This layer contains the command controller that takes commands from the software, and other controllers that are activated or configured by the command controller, to perform the link control tasks. Each task performs a different state in the Bluetooth link controller.

- Major states:
  - □ Standby
  - □ Connection
- Substates:
  - □ Page
  - □ Page Scan
  - □ Inquiry
  - □ Inquiry Scan
  - □ Sniff
  - □ BLE Adv
  - □ BLE Scan/Initiation



### 7.4 Test Mode Support

The CYW43439 fully supports Bluetooth Test mode as described in Core System Package [Host volume] Part D Test Support of the Bluetooth Core Specification. This includes the transmitter tests, normal and delayed loopback tests, and reduced hopping sequence.

In addition to the standard Bluetooth Test Mode, the CYW43439 also supports enhanced testing features to simplify RF debugging and qualification as well as type-approval testing. These features include:

- Fixed frequency carrier-wave (unmodulated) transmission
  - ☐ Simplifies some type-approval measurements (Japan)
  - ☐ Aids in transmitter performance analysis
- Fixed frequency constant receiver mode
  - □ Receiver output directed to an I/O pin
  - □ Allows for direct BER measurements using standard RF test equipment
  - □ Facilitates spurious emissions testing for receive mode
- Fixed frequency constant transmission
  - ☐ Eight-bit fixed pattern or PRBS-9
  - □ Enables modulated signal measurements with standard RF test equipment

### 7.5 Bluetooth Power Management Unit

The Bluetooth Power Management Unit (PMU) provides power management features that can be invoked by either software through power management registers or packet handling in the baseband core. The power management functions provided by the CYW43439 are:

- RF Power Management
- Host Controller Power Management
- BBC Power Management
- FM Power Management

#### 7.5.1 RF Power Management

The BBC generates power-down control signals for the transmit path, receive path, PLL, and power amplifier to the 2.4 GHz transceiver. The transceiver then processes the power-down functions accordingly.

#### 7.5.2 Host Controller Power Management

When running in UART mode, the CYW43439 can be configured so that dedicated signals are used for power management handshaking between the CYW43439 and the host. The basic power saving functions supported by those handshaking signals include the standard Bluetooth defined power savings modes and standby modes of operation.

Table 7 describes the power-control handshake signals used with the UART interface.

**Table 7. Power Control Pin Description** 

Signal	Type	Description						
		Bluetooth device wake-up signal: Signal from the host to the CYW43439 indicating that the host requires attention.						
BT_DEV_WAKE	1	■ Asserted: The Bluetooth device must wake up or remain awake.						
		■ Deasserted: The Bluetooth device may sleep when sleep criteria are met. The polarity of this signal is software configurable and can be asserted high or low.						
		Host wake-up signal. Signal from the CYW43439 to the host indicating that the CYW43439 requires attention.						
BT_HOST_WAKE	0	■ Asserted: Host device must wake up or remain awake.						
		■ Deasserted: Host device may sleep when sleep criteria are met. The polarity of this signal is software configurable and can be asserted high or low.						
CLK_REQ	0	The CYW43439 asserts CLK_REQ when Bluetooth or WLAN directs the host to turn on the reference clock. The CLK_REQ polarity is active-high. Add an external 100 k $\Omega$ pull-down resistor to ensure the signal is deasserted when the CYW43439 powers up or resets when VDDIO is present.						
Note: Pad function Control F	Note: Pad function Control Register is set to 0 for these pins.							






Figure 17. Startup Signaling Sequence

T5 is the time for BTH device to drive CLK\_REQ\_OUT high after BT\_REG\_ON goes high. Note this pin is used for designs that use an external reference clock source from the Host. This pin is irrelevant for Crystal reference clock based designs where the BTH device generates it's own reference clock from an external crystal connected to it's oscillator circuit.

Timing diagram assumes VBAT is present.



### 7.5.3 BBC Power Management

The following are low-power operations for the BBC:

- Physical layer packet-handling turns the RF on and off dynamically within transmit/receive packets.
- Bluetooth-specified low-power connection modes: sniff and hold. While in these modes, the CYW43439 runs on the low-power oscillator and wakes up after a predefined time period.
- A low-power shutdown feature allows the device to be turned off while the host and any other devices in the system remain operational. When the CYW43439 is not needed in the system, the RF and core supplies are shut down while the I/O remains powered. This allows the CYW43439 to effectively be off while keeping the I/O pins powered, so they do not draw extra current from any other I/O-connected devices.

During the low-power shut-down state, provided VDDIO remains applied to the CYW43439, all outputs are tristated, and most input signals are disabled. Input voltages must remain within the limits defined for normal operation. This is done to prevent current paths or create loading on digital signals in the system and enables the CYW43439 to be fully integrated in an embedded device to take full advantage of the lowest power-saving modes.

Two CYW43439 input signals are designed to be high-impedance inputs that do not load the driving signal even if the chip does not have VDDIO power supplied to it: the frequency reference input (WRF\_TCXO\_IN) and the 32.768 kHz input (LPO). When the CYW43439 is powered on from this state, it is the same as a normal power-up, and the device does not contain any information about its state from the time before it was powered down.

#### 7.5.4 FM Power Management

The CYW43439 FM subsystem can operate independently of, or in tandem with, the Bluetooth RF and BBC subsystems. The FM subsystem power management scheme operates in conjunction with the Bluetooth RF and BBC subsystems. The FM block does not have a low power state, it is either ON or OFF.

**Note:** Cypress does not support FM. This section and other sections that refer to FM operation and pinout are retained in this document to provide customers data about the use of Bluetooth while keeping FM powered down.

#### 7.5.5 Wideband Speech

The CYW43439 provides support for wideband speech (WBS) technology. The CYW43439 can perform subband-codec (SBC), as well as mSBC, encoding and decoding of linear 16 bits at 16 kHz (256 kbps rate) transferred over the PCM bus.


#### 7.5.6 Packet Loss Concealment

Packet Loss Concealment (PLC) improves the apparent audio quality for systems with marginal link performance. Bluetooth messages are sent in packets. When a packet is lost, it creates a gap in the received audio bit-stream. Packet loss can be mitigated in several ways:

- Fill in zeros.
- Ramp down the output audio signal toward zero (this is the method used in current Bluetooth headsets).
- Repeat the last frame (or packet) of the received bit-stream and decode it as usual (frame repeat).

These techniques cause distortion and popping in the audio stream. The CYW43439 uses a proprietary waveform extension algorithm to provide dramatic improvement in the audio quality. Figure 18 and Figure 19 show audio waveforms with and without Packet Loss Concealment. Cypress PLC/BEC algorithms also support wideband speech.

Figure 18. CVSD Decoder Output Waveform Without PLC








Figure 19. CVSD Decoder Output Waveform After Applying PLC

### 7.5.7 Codec Encoding

The CYW43439 can support SBC and mSBC encoding and decoding for wideband speech.

#### 7.5.8 Multiple Simultaneous A2DP Audio Streams

The CYW43439 has the ability to take a single audio stream and output it to multiple Bluetooth devices simultaneously. This allows a user to share his or her music (or any audio stream) with a friend.

### 7.6 Adaptive Frequency Hopping

The CYW43439 gathers link quality statistics on a channel by channel basis to facilitate channel assessment and channel map selection. The link quality is determined using both RF and baseband signal processing to provide a more accurate frequency-hop map.

#### 7.7 Advanced Bluetooth/WLAN Coexistence

The CYW43439 includes advanced coexistence technologies that are only possible with a Bluetooth/WLAN integrated die solution. These coexistence technologies are targeted at small form-factor platforms, such as cell phones and media players, including applications such as VoWLAN + SCO and Video-over-WLAN + High Fidelity BT Stereo.

Support is provided for platforms that share a single antenna between Bluetooth and WLAN. Dual-antenna applications are also supported. The CYW43439 radio architecture allows for lossless simultaneous Bluetooth and WLAN reception for shared antenna applications. This is possible only via an integrated solution (shared LNA and joint AGC algorithm). It has superior performance versus implementations that need to arbitrate between Bluetooth and WLAN reception.

The CYW43439 integrated solution enables MAC-layer signaling (firmware) and a greater degree of sharing via an enhanced coexistence interface. Information is exchanged between the Bluetooth and WLAN cores without host processor involvement.

The CYW43439 also supports Transmit Power Control (TPC) on the STA together with standard Bluetooth TPC to limit mutual interference and receiver desensitization. Preemption mechanisms are utilized to prevent AP transmissions from colliding with Bluetooth frames. Improved channel classification techniques have been implemented in Bluetooth for faster and more accurate detection and elimination of interferers (including non-WLAN 2.4 GHz interference).

The Bluetooth AFH classification is also enhanced by the WLAN core's channel information.

#### 7.8 Fast Connection (Interlaced Page and Inquiry Scans)

The CYW43439 supports page scan and inquiry scan modes that significantly reduce the average inquiry response and connection times. These scanning modes are compatible with the Bluetooth version 2.1 page and inquiry procedures.



### 8. Microprocessor and Memory Unit for Bluetooth

The Bluetooth microprocessor core is based on the ARM Cortex-M3 32-bit RISC processor with embedded ICE-RT debug and JTAG interface units. It runs software from the link control (LC) layer up to the host controller interface (HCI).

The ARM core is paired with a memory unit that contains 576 KB of ROM for program storage and boot ROM, and 160 KB of RAM for data scratch-pad and patch RAM code. The internal ROM allows for flexibility during power-on reset (POR) to enable the same device to be used in various configurations. At power-up, the lower-layer protocol stack is executed from the internal ROM memory.

External patches may be applied to the ROM-based firmware to provide flexibility for bug fixes or feature additions. These patches may be downloaded from the host to the CYW43439 through the UART transports.

### 8.1 RAM, ROM, and Patch Memory

The CYW43439 Bluetooth core has 160 KB of internal RAM which is mapped between general purpose scratch-pad memory and patch memory, and 576 KB of ROM used for the lower-layer protocol stack, test mode software, and boot ROM. The patch memory is used for bug fixes and feature additions to ROM memory code.

#### 8.2 Reset

The CYW43439 has an integrated power-on reset circuit that resets all circuits to a known power-on state. The BT POR circuit is out of reset after BT\_REG\_ON goes high. If BT\_REG\_ON is low, then the POR circuit is held in reset.

Document Number: 002-30348 Rev. \*D Page 34 of 87



### 9. Bluetooth Peripheral Transport Unit

#### 9.1 PCM Interface

The CYW43439 supports two independent PCM interfaces. The PCM interface on the CYW43439 can connect to linear PCM codec devices in master or slave mode. In master mode, the CYW43439 generates the PCM\_CLK and PCM\_SYNC signals, and in slave mode, these signals are provided by another master on the PCM interface and are inputs to the CYW43439. The configuration of the PCM interface may be adjusted by the host through the use of vendor-specific HCI commands.

#### 9.1.1 Slot Mapping

The CYW43439 supports up to three simultaneous full-duplex SCO or eSCO channels through the PCM interface. These three channels are time-multiplexed onto the single PCM interface by using a time-slotting scheme where the 8 kHz or 16 kHz audio sample interval is divided into as many as 16 slots. The number of slots is dependent on the selected interface rate of 128 kHz, 512 kHz, or 1024 kHz. The corresponding number of slots for these interface rates is 1, 2, 4, 8, and 16, respectively. Transmit and receive PCM data from an SCO channel is always mapped to the same slot. The PCM data output driver tristates its output on unused slots to allow other devices to share the same PCM interface signals. The data output driver tristates its output after the falling edge of the PCM clock during the last bit of the slot.

#### 9.1.2 Frame Synchronization

The CYW43439 supports both short- and long-frame synchronization in both master and slave modes. In short-frame synchronization mode, the frame synchronization signal is an active-high pulse at the audio frame rate that is a single-bit period in width and is synchronized to the rising edge of the bit clock. The PCM slave looks for a high on the falling edge of the bit clock and expects the first bit of the first slot to start at the next rising edge of the clock. In long-frame synchronization mode, the frame synchronization signal is again an active-high pulse at the audio frame rate; however, the duration is three bit periods and the pulse starts coincident with the first bit of the first slot.

#### 9.1.3 Data Formatting

The CYW43439 may be configured to generate and accept several different data formats. For conventional narrowband speech mode, the CYW43439 uses 13 of the 16 bits in each PCM frame. The location and order of these 13 bits can be configured to support various data formats on the PCM interface. The remaining three bits are ignored on the input and may be filled with 0's, 1's, a sign bit, or a programmed value on the output. The default format is 13-bit 2's complement data, left justified, and clocked MSB first.

#### 9.1.4 Wideband Speech Support

When the host encodes Wideband Speech (WBS) packets in transparent mode, the encoded packets are transferred over the PCM bus for an eSCO voice connection. In this mode, the PCM bus is typically configured in master mode for a 4 kHz sync rate with 16-bit samples, resulting in a 64 kbps bit rate. The CYW43439 also supports slave transparent mode using a proprietary rate-matching scheme. In SBC-code mode, linear 16-bit data at 16 kHz (256 kbps rate) is transferred over the PCM bus.



## 9.1.5 PCM Interface Timing

## **Short Frame Sync, Master Mode**

Figure 20. PCM Timing Diagram (Short Frame Sync, Master Mode)




Table 8. PCM Interface Timing Specifications (Short Frame Sync, Master Mode)

Ref No.	Characteristics	Minimum	Typical	Maximum	Unit
1	PCM bit clock frequency	_	_	12	MHz
2	PCM bit clock low	41	_	-	ns
3	PCM bit clock high	41	-	-	ns
4	PCM_SYNC delay	0	_	25	ns
5	PCM_OUT delay	0	-	25	ns
6	PCM_IN setup	8	-	-	ns
7	PCM_IN hold	8	-	-	ns
8	Delay from rising edge of PCM_BCLK during last bit period to PCM_OUT becoming high impedance	0	_	25	ns



## **Short Frame Sync, Slave Mode**

Figure 21. PCM Timing Diagram (Short Frame Sync, Slave Mode)




Table 9. PCM Interface Timing Specifications (Short Frame Sync, Slave Mode)

Ref No.	Characteristics	Minimum	Typical	Maximum	Unit
1	PCM bit clock frequency	-	-	12	MHz
2	PCM bit clock low	41	_	-	ns
3	PCM bit clock high	41	_	-	ns
4	PCM_SYNC setup	8	_	-	ns
5	PCM_SYNC hold	8	_	-	ns
6	PCM_OUT delay	0	_	25	ns
7	PCM_IN setup	8	_	-	ns
8	PCM_IN hold	8	_	-	ns
9	Delay from rising edge of PCM_BCLK during last bit period to PCM_OUT becoming high impedance	0	_	25	ns



## Long Frame Sync, Master Mode

Figure 22. PCM Timing Diagram (Long Frame Sync, Master Mode)




Table 10. PCM Interface Timing Specifications (Long Frame Sync, Master Mode)

Ref No.	Characteristics	Minimum	Typical	Maximum	Unit
1	PCM bit clock frequency	_	_	12	MHz
2	PCM bit clock low	41	_	-	ns
3	PCM bit clock high	41	_	-	ns
4	PCM_SYNC delay	0	_	25	ns
5	PCM_OUT delay	0	_	25	ns
6	PCM_IN setup	8	_	-	ns
7	PCM_IN hold	8	_	-	ns
8	Delay from rising edge of PCM_BCLK during last bit period to PCM_OUT becoming high impedance	0	_	25	ns



## Long Frame Sync, Slave Mode

Figure 23. PCM Timing Diagram (Long Frame Sync, Slave Mode)




Table 11. PCM Interface Timing Specifications (Long Frame Sync, Slave Mode)

Ref No.	Characteristics	Minimum	Typical	Maximum	Unit
1	PCM bit clock frequency	-	_	12	MHz
2	PCM bit clock low	41	_	-	ns
3	PCM bit clock high	41	_	_	ns
4	PCM_SYNC setup	8	_	_	ns
5	PCM_SYNC hold	8	_	-	ns
6	PCM_OUT delay	0	_	25	ns
7	PCM_IN setup	8	_	-	ns
8	PCM_IN hold	8	_	-	ns
9	Delay from rising edge of PCM_BCLK during last bit period to PCM_OUT becoming high impedance	0	_	25	ns



#### 9.2 UART Interface

The CYW43439 has a single UART for Bluetooth. The UART is a standard 4-wire interface (RX, TX, RTS, and CTS) with adjustable baud rates from 9600 bps to 4.0 Mbps. The interface features an automatic baud rate detection capability that returns a baud rate selection. Alternatively, the baud rate may be selected through a vendor-specific UART HCI command.

The UART has a 1040-byte receive FIFO and a 1040-byte transmit FIFO to support EDR. Access to the FIFOs is conducted through the Advanced High Performance Bus (AHB) interface through either DMA or the CPU. The UART supports the Bluetooth 5.2 compliance UART HCl specification: H4 and H5. The default baud rate is 115.2 Kbaud.

The UART supports the 3-wire H5 UART transport as described in the Bluetooth specification (*Three-wire UART Transport Layer*). Compared to H4, the H5 UART transport reduces the number of signal lines required by eliminating the CTS and RTS signals.

The CYW43439 UART can perform XON/XOFF flow control and includes hardware support for the Serial Line Input Protocol (SLIP). It can also perform a wake-on activity function. For example, activity on the RX or CTS inputs can wake the chip from a sleep state.

Normally, the UART baud rate is set by a configuration record downloaded after device reset or by automatic baud rate detection, and the host does not need to adjust the baud rate. Support for changing the baud rate during normal HCI UART operation is included through a vendor-specific command that allows the host to adjust the contents of the baud rate registers. The CYW43439 UARTs operate correctly with the host UART as long as the combined baud rate error of the two devices is within ±2% (see Table 12).


Table 12. Example of Common Baud Rates

Desired Rate	Actual Rate	Error (%)
4000000	400000	0.00
3692000	3692308	0.01
3000000	3000000	0.00
2000000	2000000	0.00
1500000	1500000	0.00
144444	1454544	0.70
921600	923077	0.16
460800	461538	0.16
230400	230796	0.17
115200	115385	0.16
57600	57692	0.16
38400	38400	0.00
28800	28846	0.16
19200	19200	0.00
14400	14423	0.16
9600	9600	0.00

UART timing is defined in Figure 24 and Table 13.



Figure 24. UART Timing



**Table 13. UART Timing Specifications** 

Ref No.	Characteristics	Minimum	Typical	Maximum	Unit
1	Delay time, UART_CTS_N low to UART_TXD valid	-	-	1.5	Bit periods
2	Setup time, UART_CTS_N high before midpoint of stop bit	_	-	0.5	Bit periods
3	Delay time, midpoint of stop bit to UART_RTS_N high	-	-	0.5	Bit periods



### 10. CPU and Global Functions

### 10.1 WLAN CPU and Memory Subsystem

The CYW43439 includes an integrated ARM Cortex-M3 processor with internal RAM and ROM. The ARM Cortex-M3 processor is a low-power processor that features low gate count, low interrupt latency, and low-cost debugging. It is intended for deeply embedded applications that require fast interrupt response features. The processor implements the ARM architecture v7-M with support for the Thumb-2 instruction set. ARM Cortex-M3 provides a 30% performance gain over ARM7TDMI.

At 0.19 μW/MHz, the Cortex-M3 is the most power efficient general purpose microprocessor available, outperforming 8- and 16-bit devices on MIPS/μW. It supports integrated sleep modes.

ARM Cortex-M3 uses multiple technologies to reduce cost through improved memory utilization, reduced pin overhead, and reduced silicon area. ARM Cortex-M3 supports independent buses for code and data access (ICode/DCode and system buses). ARM Cortex-M3 supports extensive debug features including real-time tracing of program execution.

On-chip memory for the CPU includes 512 KB SRAM and 640 KB ROM.

#### 10.2 One-Time Programmable Memory

Various hardware configuration parameters may be stored in an internal 4096-bit One-Time Programmable (OTP) memory, which is read by system software after a device reset. In addition, customer-specific parameters, including the system vendor ID and the MAC address, can be stored, depending on the specific board design.

The initial state of all bits in an unprogrammed OTP device is 0. After any bit is programmed to a 1, it cannot be reprogrammed to 0. The entire OTP array can be programmed in a single write cycle using a utility provided with the Cypress WLAN manufacturing test tools. Alternatively, multiple write cycles can be used to selectively program specific bytes, but only bits which are still in the 0 state can be altered during each programming cycle.

Prior to OTP memory programming, all values should be verified using the appropriate editable nvram.txt file, which is provided with the reference board design package. Documentation on the OTP development process is available on the Cypress customer support portal (http://www.Cypress.com/support).

#### 10.3 GPIO Interface

Five general purpose I/O (GPIO) pins are available on the CYW43439 that can be used to connect to various external devices.

GPIOs are tristated by default. Subsequently, they can be programmed to be either input or output pins via the GPIO control register. They can also be programmed to have internal pull-up or pull-down resistors.

GPIO\_0 is normally used as a WL\_HOST\_WAKE signal.

The CYW43439 supports a 2-wire coexistence configuration using GPIO 1 and GPIO 2.




#### 10.4 External Coexistence Interface

The CYW43439 supports a 2-wire coexistence interface to enable signaling between the device and an external colocated wireless device in order to manage wireless medium sharing for optimal performance. The external colocated device can be any of the following ICs: GPS, WiMAX or UWB. An External IC is used in this section for illustration.

Figure 25 shows a 2-wire LTE coexistence example. The following definitions apply to the GPIOs in the figure:

- GPIO\_1: WLAN\_SECI\_TX output to an External IC.
- GPIO\_2: WLAN\_SECI\_RX input from an External IC.

Figure 25. 2-Wire Coexistence Interface to an External IC



See Figure 24 and Table 13: "UART Timing Specifications" for UART timing.

#### 10.5 JTAG Interface

The CYW43439 supports the IEEE 1149.1 JTAG boundary scan standard over SDIO for performing device package and PCB assembly testing during manufacturing. In addition, the JTAG interface allows Cypress to assist customers by using proprietary debug and characterization test tools during board bring-up. Therefore, it is highly recommended to provide access to the JTAG pins by means of test points or a header on all PCB designs.

#### 10.6 UART Interface

One UART interface can be enabled by software as an alternate function on the JTAG pins. UART\_RX is available on the JTAG\_TDI pin, and UART\_TX is available on the JTAG\_TDO pin.

The UART is primarily for debugging during development. By adding an external RS-232 transceiver, this UART enables the CYW43439 to operate as RS-232 data termination equipment (DTE) for exchanging and managing data with other serial devices. It is compatible with the industry standard 16550 UART, and it provides a FIFO size of 64 × 8 in each direction.



### 11. WLAN Software Architecture

#### 11.1 Host Software Architecture

The host driver (DHD) provides a transparent connection between the host operating system and the CYW43439 media (for example, WLAN) by presenting a network driver interface to the host operating system and communicating with the CYW43439 over an interface-specific bus (SPI, SDIO, and so on) to:

- Forward transmit and receive frames between the host network stack and the CYW43439 device.
- Pass control requests from the host to the CYW43439 device, returning the CYW43439 device responses.

The driver communicates with the CYW43439 over the bus using a control channel and a data channel to pass control messages and data messages. The actual message format is based on the BDC protocol.

#### 11.2 Device Software Architecture

The wireless device, protocol, and bus drivers are run on the embedded ARM processor using a Cypress-defined operating system called HNDRTE, which transfers data over a propriety Cypress format over the SDIO/SPI interface between the host and device (BDC/LMAC). The data portion of the format consists of IEEE 802.11 frames wrapped in a Cypress encapsulation. The host architecture provides all missing functionality between a network device and the Cypress device interface. The host can also be customized to provide functionality between the Cypress device interface and a full network device interface.

This transfer requires a message-oriented (framed) interconnect between the host and device. The SDIO bus is an addressed bus—each host-initiated bus operation contains an explicit device target address—and does not natively support a higher-level data frame concept. Cypress has implemented a hardware/software message encapsulation scheme that ignores the bus operation code address and prefixes each frame with a 4-byte length tag for framing. The device presents a packet-level interface over which data, control, and asynchronous event (from the device) packets are supported.

The data and control packets received from the bus are initially processed by the bus driver and then passed on to the protocol driver. If the packets are data packets, they are transferred to the wireless device driver (and out through its medium), and a data packet received from the device medium follows the same path in the reverse direction. If the packets are control packets, the protocol header is decoded by the protocol driver. If the packets are wireless IOCTL packets, the IOCTL API of the wireless driver is called to configure the wireless device. The microcode running in the D11 core processes all time-critical tasks.

#### 11.2.1 Remote Downloader

When the CYW43439 powers up, the DHD initializes and downloads the firmware to run in the device.

DHD Host Driver

SPI/SDIO

BDC/LMAC Protocol

Wireless Device Driver

D11 Core

Figure 26. WLAN Software Architecture

#### 11.3 Wireless Configuration Utility

The device driver that supports the Cypress IEEE 802.11 family of wireless solutions provides an input/output control (IOCTL) interface for making advanced configuration settings. The IOCTL interface makes it possible to make settings that are normally not possible when using just the native operating system-specific IEEE 802.11 configuration mechanisms. The utility uses IOCTLs to query or set a number of different driver/chip operating properties.

Document Number: 002-30348 Rev. \*D Page 44 of 87



# 12. Pinout and Signal Descriptions

## 12.1 Ball Map

Figure 27 shows the 63-ball WLBGA ball map.

Figure 27. 63-Ball WLBGA Ball Map (Bottom View)

	Α	В	С	D	E	F	G	Н	J	K	L	М	
1	BT_UART_ RXD	BT_DEV_ WAKE	BT_HOST_ WAKE		FM_RF_IN	BT_VCO_ VDD	BT_IF_ VDD	BT_PAVDD	WLRF_ 2G_eLG	WLRF_ 2G_RF		WLRF_ PA_VDD	1
2	BT_UART_ TXD	BT_UART_ CTS_N	FM_OUT1	FM_OUT2	FM_RF_ VDD	BTFM_ PLL_VDD	BTFM_ PLL_VSS	BT_IF_VSS	WLRF_ LNA_GND	WLRF_ GENERAL_ GND	WLRF_PA_ GND	WLRF_VDD 1P35	2
3			BT_UART_ RTS_N	VDDC	FM_RF_VS S			BT_VCO_V SS	WLRF_GPI O		WLRF_VCO _GND	WLRF_XTA L_VDD1P2	3
4		BT_PCM_ OUT	BT_PCM_IN	VSSC			VDDC	WLRF_AFE _GND			WLRF_XTA L_GND	WLRF_XTA L_XOP	4
5	BT_PCM_ CLK	BT_PCM_ SYNC				LPO_IN			VSSC		GPIO_2	WLRF_XTA L_XON	5
6	SR_VLX	PMU_AVSS	VOUT_CLD O	VOUT_LNL DO	BT_REG_O N	WCC_VDDI O	WL_REG_O N	GPIO_1	GPIO_0	SDIO_ DATA_0	SDIO_CMD	CLK_REQ	6
7	SR_PVSS	SR_ VDDBAT5V	LDO_VDD1 P5		VOUT_3P3	LDO_ VDDBAT5V		SDIO_ DATA_1	SDIO_ DATA_3		SDIO_ DATA_2	SDIO_CLK	7
	Α	В	С	D	Е	F	G	Н	J	К	L	М	

Document Number: 002-30348 Rev. \*D Page 45 of 87



## 12.2 WLBGA Ball List in Ball Number Order with X-Y Coordinates

Table 14 provides ball numbers and names in ball number order. The table includes the X and Y coordinates for a top view with a (0,0) center.

Table 14. CYW43439 WLBGA Ball List — Ordered By Ball Number

Ball Number	Ball Name	X Coordinate	Y Coordinate
A1	BT_UART_RXD	-1200.006	2199.996
A2	BT_UART_TXD	-799.992	2199.996
A5	BT_PCM_CLK or BT_I2S_CLK	399.996	2199.996
A6	SR_VLX	799.992	2199.978
A7	SR_PVSS	1199.988	2199.978
B1	BT_DEV_WAKE	-1200.006	1800
B2	BT_UART_CTS_N	-799.992	1800
B4	BT_PCM_OUT or BT_I2S_DO	0	1800
B5	BT_PCM_SYNC or BT_I2S_WS	399.996	1800
B6	PMU_AVSS	799.992	1799.982
B7	SR_VBAT5V	1199.988	1799.982
C1	BT_HOST_WAKE	-1200.006	1399.995
C2	FM_OUT1	-799.992	1399.986
C3	BT_UART_RTS_N	-399.996	1399.995
C4	BT_PCM_IN or BT_I2S_DI	0	1399.995
C6	VOUT_CLDO 799.992		1399.986
C7	LDO_VDD15V	1199.988	1399.986
D2	FM_OUT2	-799.992	999.99
D3	VDDC	-399.996	999.999
D4	VSSC	0	999.999
D6	VOUT_LNLDO	799.992	999.99
E1	FM_RF_IN	-1199.988	599.994
E2	FM_RF_VDD	-799.992	599.994
E3	FM_RF_VSS	-399.996	599.994
E6	BT_REG_ON	799.992	599.994
E7	VOUT_3P3	1199.988	599.994
F1	BT_VCO_VDD	-1199.988	199.998
F2	BTFM_PLL_VDD	-799.992	199.998
F5	LPO_IN 399.996		199.998
F6	WCC_VDDIO	800.001	199.998
F7	LDO_VBAT5V	1199.988	199.998
G1	BT_IF_VDD	-1199.988	-199.998
G2	BTFM_PLL_VSS	-799.992	-199.998
G4	VDDC	0	-199.998
G6	WL_REG_ON	800.001	-199.998



Table 14. CYW43439 WLBGA Ball List — Ordered By Ball Number (Cont.)

Ball Number	Ball Name	X Coordinate	Y Coordinate
H1	BT_PAVDD	-1199.988	-599.994
H2	BT_IF_VSS	-799.992	-599.994
H3	BT_VCO_VSS	-399.996	-599.994
H4	WLRF_AFE_GND	0	-599.994
H6	GPIO_1	800.001	-599.994
H7	SDIO_DATA_1	1200.006	-599.994
J1	WLRF_2G_eLG	-1199.988	-999.99
J2	WLRF_LNA_GND	-799.992	-999.99
J3	WLRF_GPIO	-399.996	-999.99
J5	VSSC	399.996	-999.999
J6	GPIO_0	800.001	-999.999
J7	SDIO_DATA_3	1200.006	-999.999
K1	WLRF_2G_RF	-1199.988	-1399.986
K2	WLRF_GENERAL_GND	-799.992	-1399.986
K6	SDIO_DATA_0	800.001	-1399.995
L2	WLRF_PA_GND	-799.992	-1799.982
L3	WLRF_VCO_GND	-399.996	-1799.982
L4	WLRF_XTAL_GND	0	-1799.982
L5	GPIO_2	399.996	-1799.991
L6	SDIO_CMD	800.001	-1799.991
L7	SDIO_DATA_2	1200.006	-1799.991
M1	WLRF_PA_VDD	-1199.988	-2199.978
M2	WLRF_VDD_1P35	-799.992	-2199.978
M3	WLRF_XTAL_VDD1P2	-399.996	-2199.978
M4	WLRF_XTAL_XOP	0	-2199.978
M5	WLRF_XTAL_XON	399.996	-2199.978
M6	CLK_REQ	800.001	-2199.996
M7	SDIO_CLK	1200.006	-2199.996



## 12.3 WLBGA Ball List Ordered By Ball Name

Table 15 provides the ball numbers and names in ball name order.

Table 15. CYW43439 WLBGA Ball List — Ordered By Ball Name

Ball Name	Ball Number
BT_DEV_WAKE	B1
BT_HOST_WAKE	C1
BT_IF_VDD	G1
BT_IF_VSS	H2
BT_PAVDD	H1
BT_PCM_CLK or BT_I2S_CLK	A5
BT_PCM_IN or BT_I2S_DI	C4
BT_PCM_OUT or BT_I2S_DO	B4
BT_PCM_SYNC or BT_I2S_WS	B5
BT_REG_ON	E6
BT_UART_CTS_N	B2
BT_UART_RTS_N	C3
BT_UART_RXD	A1
BT_UART_TXD	A2
BT_VCO_VDD	F1
BT_VCO_VSS	H3
BTFM_PLL_VDD	F2
BTFM_PLL_VSS	G2
CLK_REQ	M6
FM_OUT1	C2
FM_OUT2	D2
FM_RF_IN	E1
FM_RF_VDD	E2
FM_RF_VSS	E3
GPIO_0	J6
GPIO_1	H6
GPIO_2	L5
LDO_VDD1P5	C7
LDO_VDDBAT5V	F7
LPO_IN	F5
PMU_AVSS	B6
SDIO_CLK	M7

Ball Name	Ball Number
SDIO_CMD	L6
SDIO_DATA_0	K6
SDIO_DATA_1	H7
SDIO_DATA_2	L7
SDIO_DATA_3	J7
SR_PVSS	A7
SR_VDDBAT5V	B7
SR_VLX	A6
VDDC	D3
VDDC	G4
VOUT_3P3	E7
VOUT_CLDO	C6
VOUT_LNLDO	D6
VSSC	D4
VSSC	J5
WCC_VDDIO	F6
WL_REG_ON	G6
WLRF_2G_eLG	J1
WLRF_2G_RF	K1
WLRF_AFE_GND	H4
WLRF_GENERAL_GND	K2
WLRF_GPIO	J3
WLRF_LNA_GND	J2
WLRF_PA_GND	L2
WLRF_PA_VDD	M1
WLRF_VCO_GND	L3
WLRF_VDD_1P35	M2
WLRF_XTAL_GND	L4
WLRF_XTAL_VDD1P2	M3
WLRF_XTAL_XON	M5
WLRF_XTAL_XOP	M4



## 12.4 Signal Descriptions

Table 16 provides the WLBGA package signal descriptions.

**Table 16. WLBGA Signal Descriptions** 

Signal Name	WLBGA Ball	Туре	Description
RF Signal Interface			
WLRF_2G_RF	K1	0	2.4 GHz BT and WLAN RF output port
SDIO Bus Interface			
SDIO_CLK	M7	I	SDIO clock input
SDIO_CMD	L6	I/O	SDIO command line
SDIO_DATA_0	K6	I/O	SDIO data line 0
SDIO_DATA_1	H7	I/O	SDIO data line 1.
SDIO_DATA_2	L7	I/O	SDIO data line 2. Also used as a strapping option (see Table 19).
SDIO_DATA_3	J7	I/O	SDIO data line 3

**Note:** Per Section 6 of the SDIO specification, 10 to 100 k $\Omega$  pull-ups are required on the four DATA lines and the CMD line. This requirement must be met during all operating states by using external pull-up resistors or properly programming internal SDIO host pull-ups.

WLAN GPIO Interface			
WLRF_GPIO	J3	I/O	Test pin. Not connected in normal operation.
Clocks			
WLRF_XTAL_XON	M5	0	XTAL oscillator output
WLRF_XTAL_XOP	M4	I	XTAL oscillator input
CLK_REQ	M6	0	External system clock request—Used when the system clock is not provided by a dedicated crystal (for example, when a shared TCXO is used). Asserted to indicate to the host that the clock is required. Shared by BT, and WLAN.
LPO_IN	F5	I	External sleep clock input (32.768 kHz). If an external 32.768 kHz clock cannot be provided, pull this pin low. However, BLE will be always on and cannot go to deep sleep.
FM Receiver <sup>[6]</sup>			
FM_OUT1	C2	0	FM analog output 1
FM_OUT2	D2	0	FM analog output 2
FM_RF_IN	E1	I	FM radio antenna port
FM_RF_VDD	E2	I	FM power supply
Bluetooth PCM			
BT_PCM_CLK or BT_I2S_CLK	A5	I/O	PCM or I <sup>2</sup> S clock; can be master (output) or slave (input)
BT_PCM_IN or BT_I2S_DI	C4	I	PCM or I <sup>2</sup> S data input sensing
BT_PCM_OUT or BT_I2S_DO	B4	0	PCM or I <sup>2</sup> S data output
BT_PCM_SYNC or BT_I2S_WS	B5	I/O	PCM SYNC or I2S_WS; can be master (output) or slave (input)



Table 16. WLBGA Signal Descriptions (Cont.)

Signal Name	WLBGA Ball	Туре	Description
Bluetooth UART and Wake			
BT_UART_CTS_N	B2	I	UART clear-to-send. Active-low clear-to-send signal for the HCI UART interface.
BT_UART_RTS_N	C3	0	UART request-to-send. Active-low request-to-send signal for the HCI UART interface.
BT_UART_RXD	A1	I	UART serial input. Serial data input for the HCI UART interface.
BT_UART_TXD	A2	0	UART serial output. Serial data output for the HCI UART interface.
BT_DEV_WAKE	B1	I/O	DEV_WAKE or general-purpose I/O signal.
BT_HOST_WAKE	C1	I/O	HOST_WAKE or general-purpose I/O signal.

**Note:** By default, the Bluetooth BT WAKE signals provide GPIO/WAKE functionality, and the UART pins provide UART functionality. Through software configuration, the PCM interface can also be routed over the BT\_WAKE/UART signals as follows:

- PCM\_CLK on the UART\_RTS\_N pin
- PCM\_OUT on the UART\_CTS\_N pin
- PCM\_SYNC on the BT\_HOST\_WAKE pin
- PCM\_IN on the BT\_DEV\_WAKE pin

In this case, the BT HCl transport included sleep signaling will operate using UART\_RXD and UART\_TXD; that is, using a 3-Wire UART Transport.

		Tue 11
G6	I	Used by PMU to power up or power down the internal regulators used by the WLAN section. Also, when deasserted, this pin holds the WLAN section in reset. This pin has an internal 200 k $\Omega$ pull-down resistor that is enabled by default. It can be disabled through programming.
E6	I	Used by PMU to power up or power down the internal regulators used by the Bluetooth/FM section. Also, when deasserted, this pin holds the Bluetooth/ $FM^1$ section in reset. This pin has an internal 200 $k\Omega$ pull-down resistor that is enabled by default. It can be disabled through programming.
J6	I/O	Programmable GPIO pins. This pin becomes an output pin when it is used as WLAN_HOST_WAKE/out-of-band signal.
H6	I/O	Programmable GPIO pins
L5	I/O	Programmable GPIO pins
J1	I	Connect to an external inductor. See the reference schematic for details.
rs		
B7	I	SR VBAT input power supply
A6	0	CBUCK switching regulator output. See Table 34 for details of the inductor and capacitor required on this output.
F7	I	LDO VBAT
C7	I	LNLDO input
D6	0	Output of low-noise LNLDO
C6	0	Output of core LDO
H1	I	Bluetooth PA power supply
G1	I	Bluetooth IF block power supply
F2	I	Bluetooth RF PLL power supply
F1	I	Bluetooth RF power supply
	E6  J6  H6  L5  J1  S  B7  A6  F7  C7  D6  C6  H1  G1  F2	E6 I  J6 I/O  H6 I/O  L5 I/O  J1 I  S  B7 I  A6 O  F7 I  C7 I  D6 O  C6 O  H1 I  G1 I  F2 I



Table 16. WLBGA Signal Descriptions (Cont.)

Signal Name	WLBGA Ball	Туре	Description
Power Supplies			
WLRF_XTAL_VDD1P2	M3	I	XTAL oscillator supply
WLRF_PA_VDD	M1	I	Power amplifier supply
WCC_VDDIO	F6	I	VDDIO input supply. Connect to VDDIO.
WLRF_VDD_1P35	M2	I	LNLDO input supply
VDDC	D3, G4	I	Core supply for WLAN and BT.
VOUT_3P3	E7	0	3.3V output supply. See the reference schematic for details.
Ground			
BT_IF_VSS	H2	I	1.2V Bluetooth IF block ground
BTFM_PLL_VSS	G2	I	Bluetooth/FM <sup>1</sup> RF PLL ground
BT_VCO_VSS	H3	I	1.2V Bluetooth RF ground
FM_RF_VSS <sup>1</sup>	E3	I	FM RF ground
PMU_AVSS	B6	I	Quiet ground
SR_PVSS	A7	I	Switcher-power ground
VSSC	D4, J5	Ι	Core ground for WLAN and BT
WLRF_AFE_GND	H4	I	AFE ground
WLRF_LNA_GND	J2	I	2.4 GHz internal LNA ground
WLRF_GENERAL_GND	K2	I	Miscellaneous RF ground
WLRF_PA_GND	L2	I	2.4 GHz PA ground
WLRF_VCO_GND	L3	I	VCO/LO generator ground
WLRF_XTAL_GND	L4	I	XTAL ground

#### Note

<sup>6.</sup> Cypress does not support FM on CYW4356.



## 12.5 WLAN GPIO Signals and Strapping Options

The pins listed in Table 17 are sampled at power-on reset (POR) to determine the various operating modes. Sampling occurs a few milliseconds after an internal POR or deassertion of the external POR. After the POR, each pin assumes the GPIO or alternative function specified in the signal descriptions table. Each strapping option pin has an internal pull-up (PU) or pull-down (PD) resistor that determines the default mode. To change the mode, connect an external PU resistor to VDDIO or a PD resistor to ground using a  $10~\mathrm{k}\Omega$  resistor or less.

Note: Refer to the reference board schematics for more information.

**Table 17. GPIO Functions and Strapping Options** 

Pin Name	WLBGA Pin #	Default	Function	Description
SDIO_DATA_2	L7	1	WLAN host interface select	This pin selects the WLAN host interface mode. The default is SDIO. For gSPI, pull this pin low.

### 12.6 Chip Debug Options

The chip can be accessed for debugging via the JTAG interface, multiplexed on the SDIO\_DATA\_0 through SDIO\_DATA\_3 (and SDIO\_CLK) I/O or the Bluetooth PCM I/O depending on the bootstrap state of GPIO\_1 and GPIO\_2.

Table 18 shows the debug options of the device.

**Table 18. Chip Debug Options** 

JTAG_SEL	GPIO_2	GPIO_1	Function	SDIO I/O Pad Function	BT PCM I/O Pad Function
0	0	0	Normal mode	SDIO	BT PCM
0	0	1	JTAG over SDIO	JTAG	BT PCM
0	1	0	JTAG over BT PCM	SDIO	JTAG
0	1	1	SWD over GPIO_1/GPIO_2	SDIO	BT PCM



## 12.7 I/O States

The following notations are used in Table 19:

■ I: Input signal

■ O: Output signal

■ I/O: Input/Output signal

■ PU = Pulled up

■ PD = Pulled down

■ NoPull = Neither pulled up nor pulled down

## Table 19. I/O States<sup>[7]</sup>

Name	I/O	Keeper <sup>[8]</sup>	Active Mode	Low Power State/Sleep (All Power Present)	Power-Down <sup>[9]</sup> WL_REG_ON = 0 BT_REG_ON = 0	Out-of-Reset; (WL_REG_ON = 1; BT_REG_ON = Do Not Care)	(WL_REG_ON = 1 BT_REG_ON = 0) VDDIOs Present	Out-of-Reset; (WL_REG_ON = 0 BT_REG_ON = 1) VDDIOs Present	Power Rail
WL_REG_ON	I	N	Input; PD (pull-down can be disabled)	Input; PD (pull-down can be disabled)	Input; PD (of 200K)	Input; PD (200k)	Input; PD (200k)	-	_
BT_REG_ON	-	N	Input; PD (pull down can be disabled)	Input; PD (pull down can be disabled)	Input; PD (of 200K)	Input; PD (200k)	Input; PD (200k)	Input; PD (200k)	_
CLK_REQ	I/O	Y	Open drain or push-pull (programmable). Active high.	Open drain or push-pull (programmable). Active high	PD	Open drain, active high.	Open drain, active high.	Open drain, active high.	WCC_VDDIO
BT_HOST_ WAKE	I/O	Y	I/O; PU, PD, NoPull (programmable)	I/O; PU, PD, NoPull (programmable)	High-Z, NoPull	_	Input, PD	Output, Drive low	WCC_VDDIO
BT_DEV_WAKE	I/O	Y	I/O; PU, PD, NoPull (programmable)	Input; PU, PD, NoPull (programmable)	High-Z, NoPull	-	Input, PD	Input, PD	WCC_VDDIO
BT_UART_CTS	ı	Y	Input; NoPull	Input; NoPull	High-Z, NoPull	_	Input; PU	Input, NoPull	WCC_VDDIO
BT_UART_RTS	0	Y	Output; NoPull	Output; NoPull	High-Z, NoPull	_	Input; PU	Output, NoPull	WCC_VDDIO
BT_UART_RXD	I	Υ	Input; PU	Input; NoPull	High-Z, NoPull	_	Input; PU	Input, NoPull	WCC_VDDIO
BT_UART_TXD	0	Υ	Output; NoPull	Output; NoPull	High-Z, NoPull	_	Input; PU	Output, NoPull	WCC_VDDIO
SDIO_DATA_0	I/O	N	SDIO MODE -> NoPull	SDIO MODE -> NoPull	SDIO MODE -> NoPull	SDIO MODE -> PU	SDIO MODE -> NoPull	Input; PU	WCC_VDDIO
SDIO_DATA_1	I/O	N	SDIO MODE -> NoPull	SDIO MODE -> NoPull	SDIO MODE -> NoPull	SDIO MODE -> PU	SDIO MODE -> NoPull	Input; PU	WCC_VDDIO
SDIO_DATA_2	I/O	N	SDIO MODE -> NoPull	SDIO MODE -> NoPull	SDIO MODE -> NoPull	SDIO MODE -> PU	SDIO MODE -> NoPull	Input; PU	WCC_VDDIO

Document Number: 002-30348 Rev. \*D Page 53 of 87



## Table 19. I/O States<sup>[7]</sup> (Cont.)

Name	I/O	Keeper <sup>[8]</sup>	Active Mode	Low Power State/Sleep (All Power Present)	Power-Down <sup>[9]</sup> WL_REG_ON = 0 BT_REG_ON = 0	Out-of-Reset; (WL_REG_ON = 1; BT_REG_ON = Do Not Care)	(WL_REG_ON = 1 BT_REG_ON = 0) VDDIOs Present	Out-of-Reset; (WL_REG_ON = 0 BT_REG_ON = 1) VDDIOs Present	Power Rail
SDIO_DATA_3	I/O	N	SDIO MODE -> NoPull	SDIO MODE -> NoPull	SDIO MODE -> NoPull	SDIO MODE -> PU	SDIO MODE -> NoPull	Input; PU	WCC_VDDIO
SDIO_CMD	I/O	N	SDIO MODE -> NoPull	SDIO MODE -> NoPull	SDIO MODE -> NoPull	SDIO MODE -> PU	SDIO MODE -> NoPull	Input; PU	WCC_VDDIO
SDIO_CLK	I	N	SDIO MODE -> NoPull	SDIO MODE -> NoPull	SDIO MODE -> NoPull	SDIO MODE -> NoPull	SDIO MODE -> NoPull	Input	WCC_VDDIO
BT_PCM_CLK	I/O	Y	Input; NoPull <sup>[10]</sup>	Input; NoPull <sup>[10]</sup>	High-Z, NoPull	-	Input, PD	Input, PD	WCC_VDDIO
BT_PCM_IN	I/O	Y	Input; NoPull <sup>[10]</sup>	Input; NoPull <sup>[10]</sup>	High-Z, NoPull	-	Input, PD	Input, PD	WCC_VDDIO
BT_PCM_OUT	I/O	Y	Input; NoPull <sup>[10]</sup>	Input; NoPull <sup>[10]</sup>	High-Z, NoPull	-	Input, PD	Input, PD	WCC_VDDIO
BT_PCM_SYNC	I/O	Y	Input; NoPull <sup>[10]</sup>	Input; NoPull <sup>[10]</sup>	High-Z, NoPull	-	Input, PD	Input, PD	WCC_VDDIO
JTAG_SEL	I	Y	PD	PD	High-Z, NoPull	Input, PD	PD	Input, PD	WCC_VDDIO
GPIO_0	I/O	Y	TBD	Active mode	High-Z, NoPull <sup>[11]</sup>	Input, SDIO OOB Int, NoPull	Active mode	Input, NoPull	WCC_VDDIO
GPIO_1	I/O	Y	TBD	Active mode	High-Z, NoPull <sup>[11]</sup>	Input, PD	Active mode	Input, Strap, PD	WCC_VDDIO
GPIO_2	I/O	Y	TBD	Active mode	High-Z, NoPull <sup>[11]</sup>	Input, GCI GPIO[7], NoPull	Active mode	Input, Strap, NoPull	WCC_VDDIO

#### Notes

Document Number: 002-30348 Rev. \*D Page 54 of 87

<sup>7.</sup> PU = pulled up, PD = pulled down

<sup>8.</sup> N = pad has no keeper. Y = pad has a keeper is always active except in the power-down state. If there is no keeper, and it is an input and there is NoPull, then the pad should be driven to prevent leakage due to floating pad, for example, SDIO\_CLK.

<sup>9.</sup> In the Power-down state (xx\_REG\_ON = 0): High-Z; NoPull => The pad is disabled because power is not supplied.

10. Depending on whether the PCM interface is enabled and the configuration is master or slave mode, it can be either an output or input.

<sup>11.</sup> The GPIO pull states for the active and low-power states are hardware defaults. They can all be subsequently programmed as a pull-up or pull-down.



### 13. DC Characteristics

Note: Values in this data sheet are design goals and are subject to change based on the results of device characterization.

#### 13.1 Absolute Maximum Ratings

**Caution!** The absolute maximum ratings in Table 20 indicate levels where permanent damage to the device can occur, even if these limits are exceeded for only a brief duration. Functional operation is not guaranteed under these conditions. Excluding VBAT, operation at the absolute maximum conditions for extended periods can adversely affect long-term reliability of the device.

**Table 20. Absolute Maximum Ratings** 

Rating	Symbol	Value	Unit
DC supply for VBAT and PA driver supply	VBAT	-0.5 to +6.0 <sup>[12]</sup>	V
DC supply voltage for digital I/O	VDDIO	-0.5 to 3.9	V
DC supply voltage for RF switch I/Os	VDDIO_RF	-0.5 to 3.9	V
DC input supply voltage for CLDO and LNLDO	-	-0.5 to 1.575	V
DC supply voltage for RF analog	VDDRF	-0.5 to 1.32	V
DC supply voltage for core	VDDC	-0.5 to 1.32	V
Maximum undershoot voltage for I/O <sup>[13]</sup>	V <sub>undershoot</sub>	-0.5	V
Maximum overshoot voltage for I/O <sup>[13]</sup>	V <sub>overshoot</sub>	VDDIO + 0.5	V
Maximum junction temperature	T <sub>j</sub>	125	°C

#### Notes

#### 13.2 Environmental Ratings

The environmental ratings are shown in Table 21.

**Table 21. Environmental Ratings** 

Characteristic	Value	Units	Conditions/Comments
Ambient temperature (T <sub>A</sub> )	-30 to +70°C <sup>[14]</sup>	°C	Operation
Storage temperature	–40 to +125°C	°C	_
Relative humidity	Less than 60	%	Storage
Nelative numbers	Less than 85	%	Operation

Note

### 13.3 Electrostatic Discharge Specifications

Extreme caution must be exercised to prevent electrostatic discharge (ESD) damage. Proper use of wrist and heel grounding straps to discharge static electricity is required when handling these devices. Always store unused material in its antistatic packaging.

Table 22. ESD Specifications

Pin Type Symbol		Condition	ESD Rating	Unit
ESD, Handling Reference: NQY00083, Section 3.4, Group D9, Table B	ESD_HAND_HBM	Human Body Model Contact Discharge per JEDEC EID/JESD22-A114	1000	V
Machine Model (MM)	ESD_HAND_MM	Machine Model Contact	30	V
CDM ESD_HAND_CDM		Charged Device Model Contact Discharge per JEDEC EIA/JESD22-C101	300	٧

Document Number: 002-30348 Rev. \*D Page 55 of 87

<sup>12.</sup> Continuous operation at 6.0V is supported.

<sup>13.</sup> Duration not to exceed 25% of the duty cycle.

<sup>14.</sup> Functionality is guaranteed, but specifications require derating at extreme temperatures (see the specification tables for details).



## 13.4 Recommended Operating Conditions and DC Characteristics

Functional operation is not guaranteed outside the limits shown in Table 23, and operation outside these limits for extended periods can adversely affect long-term reliability of the device.

Table 23. Recommended Operating Conditions and DC Characteristics

Element	Symbol		Value		Unit
Element	Syllibol	Minimum	Typical	Maximum	Ullit
DC supply voltage for VBAT	VBAT	3.0 <sup>[15]</sup>	_	4.8 <sup>[16]</sup>	V
DC supply voltage for core	VDD	1.14	1.2	1.26	V
DC supply voltage for RF blocks in chip	VDDRF	1.14	1.2	1.26	V
DC supply voltage for digital I/O	VDDIO, VDDIO_SD	1.71	_	3.63	V
DC supply voltage for RF switch I/Os	VDDIO_RF	3.13	3.3	3.46	V
External TSSI input	TSSI	0.15	-	0.95	V
Internal POR threshold	Vth_POR	0.4	-	0.7	V
SDIO Interface I/O Pins	•				
For VDDIO_SD = 1.8V:					
Input high voltage	VIH	1.27	_	_	V
Input low voltage	VIL	_	_	0.58	V
Output high voltage @ 2 mA	VOH	1.40	_	_	V
Output low voltage @ 2 mA	VOL	_	-	0.45	V
For VDDIO_SD = 3.3V:					
Input high voltage	VIH	0.625 × VDDIO	_	_	V
Input low voltage	VIL	-	-	0.25 × VDDIO	V
Output high voltage @ 2 mA	VOH	0.75 × VDDIO	_	_	V
Output low voltage @ 2 mA	VOL	-	_	0.125 × VDDIO	V
Other Digital I/O Pins					
For VDDIO = 1.8V:					
Input high voltage	VIH	0.65 × VDDIO	-	_	V
Input low voltage	VIL	-	-	0.35 × VDDIO	V
Output high voltage @ 2 mA	VOH	VDDIO – 0.45	-	-	V
Output low voltage @ 2 mA	VOL	_	_	0.45	V
For VDDIO = 3.3V:	•	,			
Input high voltage	VIH	2.00	_	_	V
Input low voltage	VIL	_	-	0.80	V
Output high voltage @ 2 mA	VOH	VDDIO – 0.4	-	_	V
Output low Voltage @ 2 mA	VOL	-	_	0.40	V



## Table 23. Recommended Operating Conditions and DC Characteristics (Cont.)

Element	Symbol		Unit		
Liement	- Oymbol -		Typical	Maximum	
RF Switch Control Output Pins <sup>[17]</sup>					
For VDDIO_RF = 3.3V:					
Output high voltage @ 2 mA	VOH	VDDIO – 0.4	_	_	V
Output low voltage @ 2 mA	VOL	_	_	0.40	V
Input capacitance	C <sub>IN</sub>	_	_	5	pF

<sup>15.</sup> The CYW43439 is functional across this range of voltages. However, optimal RF performance specified in the data sheet is guaranteed only for 3.2V < VBAT < 4.8V.

16. The maximum continuous voltage is 4.8V. Voltages up to 6.0V for up to 10 seconds, cumulative duration over the lifetime of the device are allowed. Voltages as high as 5.0V for up to 250 seconds, cumulative duration over the lifetime of the device are allowed.

17. Programmable 2 mA to 16 mA drive strength. Default is 10 mA.



## 14. WLAN RF Specifications

The CYW43439 includes an integrated direct conversion radio that supports the 2.4 GHz band. This section describes the RF characteristics of the 2.4 GHz radio.


Note: Values in this data sheet are design goals and may change based on device characterization results.

Unless otherwise stated, the specifications in this section apply when the operating conditions are within the limits specified in Table 21: "Environmental Ratings" and Table 23: "Recommended Operating Conditions and DC Characteristics". Functional operation outside these limits is not guaranteed.

Typical values apply for the following conditions:

- VBAT = 3.6V.
- Ambient temperature +25°C.

Figure 28. RF Port Location



Note: All specifications apply at the chip port unless otherwise specified.

## 14.1 2.4 GHz Band General RF Specifications

Table 24. 2.4 GHz Band General RF Specifications

Item	Condition	Minimum	Typical	Maximum	Unit
TX/RX switch time	Including TX ramp down	_	-	5	μs
RX/TX switch time	Including TX ramp up	_	_	2	μs



## 14.2 WLAN 2.4 GHz Receiver Performance Specifications

Note: Unless otherwise specified, the specifications in Table 25 are measured at the chip port (for the location of the chip port, see Figure 28

Table 25. WLAN 2.4 GHz Receiver Performance Specifications

Parameter	Condition/Notes	Minimum	Typical	Maximum	Unit
Frequency range	-	2400	_	2500	MHz
	1 Mbps DSSS	-97.5	-99.5	-	dBm
RX sensitivity (8% PER for 1024	2 Mbps DSSS	-93.5	-95.5	-	dBm
octet PSDU) [18]	5.5 Mbps DSSS	-91.5	-93.5	_	dBm
	11 Mbps DSSS	-88.5	-90.5	_	dBm
	6 Mbps OFDM	-91.5	-93.5	_	dBm
	9 Mbps OFDM	-90.5	-92.5	_	dBm
	12 Mbps OFDM	-87.5	-89.5	_	dBm
RX sensitivity (10% PER for 1000 octet PSDU) at WLAN RF	18 Mbps OFDM	-85.5	-87.5	-	dBm
port [18]	24 Mbps OFDM	-82.5	-84.5	_	dBm
	36 Mbps OFDM	-80.5	-82.5	-	dBm
	48 Mbps OFDM	-76.5	-78.5	-	dBm
	54 Mbps OFDM	-75.5	-77.5	-	dBm
	20 MHz channel spacing for all MCS ra	tes (Mixed m	ode)	'	
	MCS7	-71.5	-73.5	_	dBm
	MCS6	-73.5	-75.5	-	dBm
RX sensitivity	MCS5	-74.5	-76.5	-	dBm
(10% PER for 4096 octet PSDU). Defined for default parameters:	MCS4	-79.5	-81.5	-	dBm
Mixed mode, 800 ns Gl.	MCS3	-82.5	-84.5	-	dBm
	MCS2	-84.5	-86.5	-	dBm
	MCS1	-86.5	-88.5	-	dBm
Notes	MCS0	-90.5	-92.5	-	dBm

Notes
18. Optimal RF performance, as specified in this data sheet, is guaranteed only for temperatures between -10°C and 55°C.

<sup>19.</sup> The cellular standard listed for each band indicates the type of modulation used to generate the interfering signal in that band for the purpose of this test. It is not intended to indicate any specific usage of each band in any specific country.

<sup>20.</sup> For 65 Mbps, the size is 4096.
21. The minimum and maximum values shown have a 95% confidence level.



Table 25. WLAN 2.4 GHz Receiver Performance Specifications (Cont.)

Parameter	Conditi	ion/Notes	Minimum	Typical	Maximum	Unit
	704–716 MHz	LTE	_	-38.5	_	dBm
	777–787 MHz	LTE	_	-19.5	_	dBm
	776–794 MHz	CDMA2000	_	-19.5	_	dBm
	815–830 MHz	LTE	_	-29.5	_	dBm
	816–824 MHz	CDMA2000	_	-30.5	_	dBm
	816–849 MHz	LTE	_	-19.0	_	dBm
	824-849 MHz	WCDMA	_	-18.5	_	dBm
	824-849 MHz	CDMA2000	_	-17.5	_	dBm
	824-849 MHz	LTE	_	-19.0	_	dBm
	824-849 MHz	GSM850	_	-19.0	_	dBm
	830–845 MHz	LTE	_	-19.0	_	dBm
	832–862 MHz	LTE	_	-19.0	_	dBm
	880–915 MHz	WCDMA	_	-17.5	_	dBm
	880–915 MHz	LTE	_	-17.5	_	dBm
	880–915 MHz	E-GSM	_	-17.5	_	dBm
Blocking level for 3 dB RX sensi-	1710–1755 MHz	WCDMA	_	-21.5	_	dBm
tivity degradation (without	1710–1755 MHz	LTE	_	-22.5	_	dBm
external filtering). <sup>[19]</sup>	1710–1755 MHz	CDMA2000	_	-22.0	_	dBm
	1710–1785 MHz	WCDMA	-	-21.5	_	dBm
	1710–1785 MHz	LTE	_	-22.5	_	dBm
	1710–1785 MHz	GSM1800	-	-21.0	_	dBm
	1850–1910 MHz	GSM1900	_	-20.0	_	dBm
	1850–1910 MHz	CDMA2000	-	-21.0	_	dBm
	1850–1910 MHz	WCDMA	-	-20.5	_	dBm
	1850–1910 MHz	LTE	-	-21.5	_	dBm
	1850–1915 MHz	LTE	-	-21.5	_	dBm
	1920–1980 MHz	WCDMA	-	-20.5	_	dBm
	1920–1980 MHz	CDMA2000	-	-21.0	_	dBm
	1920–1980 MHz	LTE	-	-21.0	_	dBm
	2300–2400 MHz	LTE	_	-26.0	_	dBm
	2500–2570 MHz	LTE	-	-20.5	_	dBm
	2570–2620 MHz	LTE	-	-22.5	_	dBm
	5G	WLAN	-	>-4	_	dBm
	@ 1, 2 Mbps (8% F	PER, 1024 octets)	-6	_	_	dBm
Maximum receive level @ 2.4 GHz	@ 5.5, 11 Mbps (8°	% PER, 1024 octets)	-12	_	-	dBm
<u> </u>	@ 6–54 Mbps (10%	% PER, 1000 octets)	-15.5	_	_	dBm

Notes

18. Optimal RF performance, as specified in this data sheet, is guaranteed only for temperatures between –10°C and 55°C.

19. The cellular standard listed for each band indicates the type of modulation used to generate the interfering signal in that band for the purpose of this test. It is not intended to indicate any specific usage of each band in any specific country.

<sup>20.</sup> For 65 Mbps, the size is 4096.
21. The minimum and maximum values shown have a 95% confidence level.



Table 25. WLAN 2.4 GHz Receiver Performance Specifications (Cont.)

Parameter	Condition	on/Notes	Minimum	Typical	Maximum	Unit
Adjacent channel rejection-DSSS. (Difference between interfering and desired signal [25 MHz apart] at 8% PER for 1024 octet PSDU with desired signal level as specified in Condition/Notes.)	11 Mbps DSSS	–70 dBm	35	39	_	dB
	6 Mbps OFDM	–79 dBm	16	37	-	dB
	9 Mbps OFDM	–78 dBm	15	36.5	-	dB
Adjacent channel rejection- OFDM	12 Mbps OFDM	–76 dBm	13	34	-	dB
(Difference between interfering	18 Mbps OFDM	–74 dBm	11	32	-	dB
and desired signal (25 MHz apart) at 10% PER for 1000 <sup>[20]</sup>	24 Mbps OFDM	–71 dBm	8	29.5	-	dB
octet PSDU with desired signal	36 Mbps OFDM	–67 dBm	4	26	-	dB
level as specified in Condition/ Notes.)	48 Mbps OFDM	–63 dBm	0	23.5	-	dB
Trotog.,	54 Mbps OFDM	–62 dBm	-1	22	-	dB
	65 Mbps OFDM	–61 dBm	-2	15.5	-	dB
RCPI accuracy <sup>[21]</sup>	Range –98 dBm to	–75 dBm	-3	_	3	dB
NOFT accuracy.	Range above –75 c	lBm	-5	-	5	dB
Return loss	Zo = 50Ω across the	e dynamic range.	10	-	_	dB

Notes

18. Optimal RF performance, as specified in this data sheet, is guaranteed only for temperatures between -10°C and 55°C.

19. The cellular standard listed for each band indicates the type of modulation used to generate the interfering signal in that band for the purpose of this test. It is not intended to indicate any specific usage of each band in any specific country.

20. For 65 Mbps, the size is 4096.

<sup>21.</sup> The minimum and maximum values shown have a 95% confidence level.



## 14.3 WLAN 2.4 GHz Transmitter Performance Specifications

Note: Unless otherwise specified, the specifications in Table 25 are measured at the chip port (for the location of the chip port, see Figure 28).

Table 26. WLAN 2.4 GHz Transmitter Performance Specifications

Parameter	Cond	lition/Notes	Minimum	Typical	Maximum	Unit
Frequency range	_		_	_	-	MHz
	776–794 MHz	CDMA2000	_	-167.5	_	dBm/Hz
	869–960 MHz	CDMAOne, GSM850	_	-163.5	_	dBm/Hz
	1450–1495 MHz	DAB	_	-154.5	_	dBm/Hz
	1570–1580 MHz	GPS	_	-152.5	_	dBm/Hz
	1592–1610 MHz	GLONASS	_	-149.5	_	dBm/Hz
	1710–1800 MHz	DSC-1800-Uplink	_	-145.5	_	dBm/Hz
	1805–1880 MHz	GSM1800	_	-143.5	_	dBm/Hz
	1850–1910 MHz	GSM1900	_	-140.5	_	dBm/Hz
Transmitted power in cellular and	1910–1930 MHz	TDSCDMA, LTE	_	-138.5	_	dBm/Hz
WLAN 5G bands (at 21 dBm, 90% duty cycle, 1 Mbps CCK). <sup>[22]</sup>	1930–1990 MHz	GSM1900, CDMAOne, WCDMA	_	-139	_	dBm/Hz
	2010–2075 MHz	TDSCDMA	_	-127.5	_	dBm/Hz
	2110–2170 MHz	WCDMA	_	-124.5	_	dBm/Hz
	2305–2370 MHz	LTE Band 40	_	-104.5	_	dBm/Hz
	2370–2400 MHz	LTE Band 40	_	-81.5	_	dBm/Hz
	2496–2530 MHz	LTE Band 41	_	-94.5	_	dBm/Hz
	2530-2560 MHz	LTE Band 41	_	-120.5	_	dBm/Hz
	2570–2690 MHz	LTE Band 41	-	-121.5	_	dBm/Hz
	5000–5900 MHz	WLAN 5G	-	-109.5	_	_
	4.8-5.0 GHz	2nd harmonic	-	-26.5	_	dBm/ MHz
Harmonic level (at 21 dBm with 90% duty cycle, 1 Mbps CCK)	7.2–7.5 GHz	3rd harmonic	-	-23.5	_	dBm/ MHz
daty syste, 1 wapa denty	9.6-10 GHz	4th harmonic	_	-32.5	_	dBm/ MHz
EVM Does Not Exceed			•			
	IEEE 802.11b (DSSS/CCK)	-9 dB	21	_	_	dBm
TX power at the chip port for the	OFDM, BPSK	-8 dB	20.5	_	_	dBm
highest power level setting at 25°C.	OFDM, QPSK	-13 dB	20.5	_	_	dBm
VBA = 3.6V, and spectral mask and EVM compliance <sup>[23], [24]</sup>	OFDM, 16-QAM	–19 dB	20.5	_	-	dBm
Evivi compliance. 7.4.7	OFDM, 64-QAM (R = 3/4)	–25 dB	18	_	_	dBm
	OFDM, 64-QAM (R = 5/6)	–27 dB	17.5	_	_	dBm

- Notes

  22. The cellular standards listed indicate only typical usages of that band in some countries. Other standards may also be used within those bands.

  23. TX power for channel 1 and channel 11 is specified separately by nonvolatile memory parameters to ensure band-edge compliance.

  24. Optimal RF performance, as specified in this data sheet, is guaranteed only for temperatures between –10°C and 55°C.



Table 26. WLAN 2.4 GHz Transmitter Performance Specifications (Cont.)

Parameter	Cond	dition/Notes	Minimum	Typical	Maximum	Unit
TX power control dynamic range	_		9	_	_	dB
Closed loop TX power variation at highest power level setting	Across full temperature and voltage range. Applies across 5 to 21 dBm output power range.		-	_	±1.5	dB
Carrier suppression	_		15	_	_	dBc
Gain control step	-		_	0.25	_	dB
Return loss	Zo = 50		4	6	_	dB
		EVM degradation	_	3.5	_	dB
	VSWR = 2:1.	Output power variation	_	±2	_	dB
Load pull variation for output power, EVM, and Adjacent Channel Power		ACPR-compliant power level	_	15	_	dBm
Ratio (ACPR)		EVM degradation	_	4	_	dB
,	VSWR = 3:1.	Output power variation	_	±3	_	dB
	· · · · · · · · · · · · · · · · · ·	ACPR-compliant power level	_	15	_	dBm

#### Notes

- 22. The cellular standards listed indicate only typical usages of that band in some countries. Other standards may also be used within those bands.

  23. TX power for channel 1 and channel 11 is specified separately by nonvolatile memory parameters to ensure band-edge compliance.

  24. Optimal RF performance, as specified in this data sheet, is guaranteed only for temperatures between –10°C and 55°C.

## 14.4 General Spurious Emissions Specifications

Table 27. General Spurious Emissions Specifications

Parameter	Condition/N	lotes	Minimum	Typical	Maximum	Unit
Frequency range	_		2400	_	2500	MHz
General Spurious Emis	ssions					
	30 MHz < f < 1 GHz	RBW = 100 kHz	_	-99	-96	dBm
TX emissions	1 GHz < f < 12.75 GHz	RBW = 1 MHz	-	-44	-41	dBm
1 × emissions	1.8 GHz < f < 1.9 GHz	RBW = 1 MHz	-	-68	-65	dBm
	5.15 GHz < f < 5.3 GHz	RBW = 1 MHz	-	-88	-85	dBm
	30 MHz < f < 1 GHz	RBW = 100 kHz	-	-99	-96	dBm
RX/standby	1 GHz < f < 12.75 GHz	RBW = 1 MHz	-	-54	-51	dBm
emissions	1.8 GHz < f < 1.9 GHz	RBW = 1 MHz	_	-88	-85	dBm
	5.15 GHz < f < 5.3 GHz	RBW = 1 MHz	-	-88	-85	dBm

Note: The specifications in this table apply at the chip port.



## 15. Bluetooth RF Specifications

Note: Values in this data sheet are design goals and are subject to change based on the results of device characterization.

Unless otherwise stated, limit values apply for the conditions specified in Table 21 and Table 23. Typical values apply for the following conditions:

- VBAT = 3.6V.
- Ambient temperature +25°C.

Note: All Bluetooth specifications apply at the chip port. For the location of the chip port, see Figure 28.

Table 28. Bluetooth Receiver RF Specifications

Parameter	Conditions	Minimum	Typical	Maximum	Unit
Note: The specifications in this table are n	neasured at the chip output port unless oth	erwise specified	d.		
General					
Frequency range	-	2402	_	2480	MHz
	GFSK, 0.1% BER, 1 Mbps	-	-94	-	dBm
RX sensitivity	$\pi$ /4-DQPSK, 0.01% BER, 2 Mbps	-	-96	-	dBm
	8-DPSK, 0.01% BER, 3 Mbps	-	-90	-	dBm
Input IP3	-	-16	_	-	dBm
Maximum input at antenna	-	-	_	-20	dBm
Interference Performance <sup>[25]</sup>					
C/I co-channel	GFSK, 0.1% BER	_	_	11	dB
C/I 1 MHz adjacent channel	GFSK, 0.1% BER	-	_	0.0	dB
C/I 2 MHz adjacent channel	GFSK, 0.1% BER	-	_	-30	dB
C/I ≥ 3 MHz adjacent channel	GFSK, 0.1% BER	-	-	-40	dB
C/I image channel	GFSK, 0.1% BER	-	_	-9	dB
C/I 1 MHz adjacent to image channel	GFSK, 0.1% BER	-	_	-20	dB
C/I co-channel	π/4-DQPSK, 0.1% BER	-	_	13	dB
C/I 1 MHz adjacent channel	π/4-DQPSK, 0.1% BER	-	_	0.0	dB
C/I 2 MHz adjacent channel	π/4-DQPSK, 0.1% BER	-	_	-30	dB
C/I ≥ 3 MHz adjacent channel	π/4-DQPSK, 0.1% BER	-	_	-40	dB
C/I image channel	π/4-DQPSK, 0.1% BER	-	_	-7	dB
C/I 1 MHz adjacent to image channel	π/4-DQPSK, 0.1% BER	-	_	-20	dB
C/I co-channel	8-DPSK, 0.1% BER	-	_	21	dB
C/I 1 MHz adjacent channel	8-DPSK, 0.1% BER	-	_	5.0	dB
C/I 2 MHz adjacent channel	8-DPSK, 0.1% BER	-	-	-25	dB
C/I ≥ 3 MHz adjacent channel	8-DPSK, 0.1% BER	-	-	-33	dB
C/I Image channel	8-DPSK, 0.1% BER	-	-	0.0	dB
C/I 1 MHz adjacent to image channel	8-DPSK, 0.1% BER	-	-	-13	dB
Out-of-Band Blocking Performance	e (CW)				
30–2000 MHz	0.1% BER	_	-10.0	_	dBm
2000–2399 MHz	0.1% BER	_	-27	_	dBm

Note
25. The Bluetooth reference level for the required signal at the Bluetooth chip port is 3 dB higher than the typical sensitivity level.



Table 28. Bluetooth Receiver RF Specifications (Cont.)

Parameter	Conditions	Minimum	Typical	Maximum	Unit
2498–3000 MHz	0.1% BER	_	-27	-	dBm
3000 MHz-12.75 GHz	0.1% BER	_	-10.0	-	dBm
Out-of-Band Blocking Perfor	mance, Modulated Interferer (LTE)	·			
GFSK (1 Mbps)					
2310 MHz	LTE band40 TDD 20M BW	_	-20		dBm
2330 MHz	LTE band40 TDD 20M BW	_	-19	_	dBm
2350 MHz	LTE band40 TDD 20M BW	_	-20	_	dBm
2370 MHz	LTE band40 TDD 20M BW	_	-24	_	dBm
2510 MHz	LTE band7 FDD 20M BW	_	-24	_	dBm
2530 MHz	LTE band7 FDD 20M BW	_	-21	_	dBm
2550 MHz	LTE band7 FDD 20M BW	_	-21	_	dBm
2570 MHz	LTE band7 FDD 20M BW	_	-20	_	dBm
π/4 DPSK (2 Mbps)				1	
2310 MHz	LTE band40 TDD 20M BW	_	-20	_	dBm
2330 MHz	LTE band40 TDD 20M BW	_	-19	_	dBm
2350 MHz	LTE band40 TDD 20M BW	_	-20	_	dBm
2370 MHz	LTE band40 TDD 20M BW	_	-24	_	dBm
2510 MHz	LTE band7 FDD 20M BW	_	-24	_	dBm
2530 MHz	LTE band7 FDD 20M BW	_	-20	_	dBm
2550 MHz	LTE band7 FDD 20M BW	_	-20	_	dBm
2570 MHz	LTE band7 FDD 20M BW	_	-20	_	dBm
8DPSK (3 Mbps)					
2310 MHz	LTE band40 TDD 20M BW	_	-20	_	dBm
2330 MHz	LTE band40 TDD 20M BW	_	-19	_	dBm
2350 MHz	LTE band40 TDD 20M BW	_	-20	_	dBm
2370 MHz	LTE band40 TDD 20M BW	_	-24	_	dBm
2510 MHz	LTE band7 FDD 20M BW	_	-24	_	dBm
2530 MHz	LTE band7 FDD 20M BW	_	-21	-	dBm
2550 MHz	LTE band7 FDD 20M BW	_	-20	_	dBm
2570 MHz	LTE band7 FDD 20M BW	_	-20	_	dBm
Out-of-Band Blocking Perform	mance, Modulated Interferer (Non-LTE	E)			
GFSK (1 Mbps) <sup>[25]</sup>					
698–716 MHz	WCDMA	_	-12	_	dBm
776–849 MHz	WCDMA	_	-12	-	dBm
824–849 MHz	GSM850	_	-12	-	dBm
824–849 MHz	WCDMA	_	-11	-	dBm
880–915 MHz	E-GSM	_	-11	-	dBm
	•	•			

Note
25. The Bluetooth reference level for the required signal at the Bluetooth chip port is 3 dB higher than the typical sensitivity level.



Table 28. Bluetooth Receiver RF Specifications (Cont.)

Parameter	Conditions	Minimum	Typical	Maximum	Unit
880–915 MHz	WCDMA	_	-16	_	dBm
1710–1785 MHz	GSM1800	_	-15	_	dBm
1710–1785 MHz	WCDMA	_	-18	_	dBm
1850–1910 MHz	GSM1900	_	-20	_	dBm
1850–1910 MHz	WCDMA	_	-17	_	dBm
1880–1920 MHz	TD-SCDMA	_	-18	_	dBm
1920–1980 MHz	WCDMA	_	-18	_	dBm
2010–2025 MHz	TD-SCDMA	_	-18	_	dBm
2500–2570 MHz	WCDMA	_	-21	_	dBm
π/4 DPSK (2 Mbps) <sup>[25]</sup>					
698–716 MHz	WCDMA	_	-8		dBm
776–794 MHz	WCDMA	_	-8	_	dBm
824–849 MHz	GSM850	_	-9	_	dBm
824–849 MHz	WCDMA	_	-9	_	dBm
880–915 MHz	E-GSM	_	-8	_	dBm
880–915 MHz	WCDMA	_	-8	_	dBm
1710–1785 MHz	GSM1800	_	-14	_	dBm
1710–1785 MHz	WCDMA	_	-14	_	dBm
1850–1910 MHz	GSM1900	_	-15	_	dBm
1850–1910 MHz	WCDMA	_	-14	_	dBm
1880–1920 MHz	TD-SCDMA	_	-16	_	dBm
1920–1980 MHz	WCDMA	_	-15	_	dBm
2010–2025 MHz	TD-SCDMA	_	-17	_	dBm
2500-2570 MHz	WCDMA	_	-21	_	dBm
8DPSK (3 Mbps) <sup>[25]</sup>				1	
698–716 MHz	WCDMA	_	-11	_	dBm
776–794 MHz	WCDMA	_	-11	_	dBm
824–849 MHz	GSM850	_	-11	_	dBm
824–849 MHz	WCDMA	_	-12	_	dBm
880–915 MHz	E-GSM	_	-11	_	dBm
880–915 MHz	WCDMA	_	-11	_	dBm
1710–1785 MHz	GSM1800	_	-16	_	dBm
1710–1785 MHz	WCDMA	_	-15	_	dBm
1850–1910 MHz	GSM1900	_	-17	_	dBm
1850–1910 MHz	WCDMA	_	-17	_	dBm
1880–1920 MHz	TD-SCDMA	_	-17	_	dBm
1920–1980 MHz	WCDMA	_	-17	_	dBm
2010–2025 MHz	TD-SCDMA	_	-18	_	dBm

Note
25. The Bluetooth reference level for the required signal at the Bluetooth chip port is 3 dB higher than the typical sensitivity level.



Table 28. Bluetooth Receiver RF Specifications (Cont.)

Parameter	Conditions	Minimum	Typical	Maximum	Unit
2500–2570 MHz	WCDMA	_	-21	_	dBm
RX LO Leakage					
2.4 GHz band	_	-	-90.0	-80.0	dBm
Spurious Emissions					
30 MHz-1 GHz		-	<b>-</b> 95	-62	dBm
1–12.75 GHz		-	<b>–</b> 70	<b>–47</b>	dBm
869–894 MHz		-	-147	-	dBm/Hz
925–960 MHz		-	-147	-	dBm/Hz
1805–1880 MHz		-	-147	-	dBm/Hz
1930–1990 MHz		-	-147	-	dBm/Hz
2110–2170 MHz		-	-147	-	dBm/Hz

Note

Table 29. LTE Specifications for Spurious Emissions

Parameter	Conditions	Typical	Unit
2500-2570 MHz	Band 7	-147	dBm/Hz
2300-2400 MHz	Band 40	-147	dBm/Hz
2570-2620 MHz	Band 38	-147	dBm/Hz
2545-2575 MHz	XGP Band	-147	dBm/Hz

<sup>25.</sup> The Bluetooth reference level for the required signal at the Bluetooth chip port is 3 dB higher than the typical sensitivity level.



Table 30. Bluetooth Transmitter RF Specifications<sup>[26]</sup>

Parameter	Conditions	Minimum	Typical	Maximum	Unit	
General						
Frequency range		2402	_	2480	MHz	
Basic rate (GFSK) TX power at Bluetooth		_	12.0	_	dBm	
QPSK TX power at Bluetooth		_	8.0	_	dBm	
8PSK TX power at Bluetooth		_	8.0	_	dBm	
Power control step	-	2	4	8	dB	
<b>GFSK In-Band Spurious Emissions</b>						
-20 dBc BW	-	_	0.93	1	MHz	
EDR In-Band Spurious Emissions						
1.0 MHz <  M – N  < 1.5 MHz	M – N = the frequency range for which	_	-38	-26.0	dBc	
1.5 MHz <  M – N  < 2.5 MHz	the spurious emission is measured relative to the transmit center	_	-31	-20.0	dBm	
$ M - N  \ge 2.5 \text{ MHz}^{[27]}$	frequency.	_	-43	-40.0	dBm	
Out-of-Band Spurious Emissions						
30 MHz to 1 GHz	-	_	_	-36.0 <sup>[28, 29]</sup>	dBm	
1 GHz to 12.75 GHz	-	_	-	-30.0 <sup>[29, 30,</sup> 31]	dBm	
1.8 GHz to 1.9 GHz	_	_	_	-47.0	dBm	
5.15 GHz to 5.3 GHz	_	_	_	-47.0	dBm	
GPS Band Spurious Emissions						
Spurious emissions	-	_	-103	_	dBm	
Out-of-Band Noise Floor <sup>[32]</sup>						
65-108 MHz	FM RX	_	-147	_	dBm/Hz	
776–794 MHz	CDMA2000	_	-146	_	dBm/Hz	
869-960 MHz	cdmaOne, GSM850	_	-146	_	dBm/Hz	
925-960 MHz	E-GSM	_	-146	-	dBm/Hz	
1570-1580 MHz	GPS	_	-146	-	dBm/Hz	
1805-1880 MHz	GSM1800	_	-144	_	dBm/Hz	
1930-1990 MHz	GSM1900, cdmaOne, WCDMA	_	-143	-	dBm/Hz	
2110-2170 MHz	WCDMA	_	-137	_	dBm/Hz	

#### Notes

<sup>26.</sup> Unless otherwise specified, the specifications in this table apply at the chip output port, and output power specifications are with the temperature correction algorithm and TSSI enabled.

and TSSI enabled.

27. Typically measured at an offset of ±3 MHz.

28. The maximum value represents the value required for Bluetooth qualification as defined in the 5.2 specification.

29. The spurious emissions during Idle mode are the same as specified in Table 30.

30. Specified at the Bluetooth antenna port.

31. Meets this specification using a front-end band-pass filter.

32. Transmitted power in cellular and FM bands at the Bluetooth antenna port. See Figure 28 for location of the port.

Page 69 of 87



Table 31. LTE Specifications for Out-of-Band Noise Floor

Parameter	Conditions	Typical	Unit
2500-2570 MHz	Band 7	-130	dBm/Hz
2300-2400 MHz	Band 40	-130	dBm/Hz
2570-2620 MHz	Band 38	-130	dBm/Hz
2545-2575 MHz	XGP Band	-130	dBm/Hz

**Table 32. Local Oscillator Performance** 

Parameter	Minimum	Typical	Maximum	Unit		
LO Performance						
Lock time	_	72	-	μs		
Initial carrier frequency tolerance	-	±25	±75	kHz		
Frequency Drift						
DH1 packet	-	±8	±25	kHz		
DH3 packet	-	±8	±40	kHz		
DH5 packet	-	±8	±40	kHz		
Drift rate	-	5	20	kHz/50 μs		
Frequency Deviation						
00001111 sequence in payload <sup>[33]</sup>	140	155	175	kHz		
10101010 sequence in payload <sup>[34]</sup>	115	140	-	kHz		
Channel spacing	-	1	-	MHz		

#### Notes

Table 33. BLE RF Specifications

Parameter	Conditions	Minimum	Typical	Maximum	Unit
Frequency range	_	2402	_	2480	MHz
RX sense <sup>[35]</sup>	GFSK, 0.1% BER, 1 Mbps	-	<b>–</b> 97	_	dBm
TX power <sup>[36]</sup>	-	-	8.5	-	dBm
Mod Char: delta f1 average	-	225	255	275	kHz
Mod Char: delta f2 max <sup>[37]</sup>	-	99.9	_	-	%
Mod Char: ratio	_	0.8	0.95	_	%

#### Notes

<sup>33.</sup> This pattern represents an average deviation in payload.
34. Pattern represents the maximum deviation in payload for 99.9% of all frequency deviations.

<sup>35.</sup> The Bluetooth tester is set so that Dirty TX is on.
36. BLE TX power can be increased to compensate for front-end losses such as BPF, diplexer, switch, etc.). The output is capped at 12 dBm. The BLE TX power at the antenna port cannot exceed the 10 dBm specification limit.

<sup>37.</sup> At least 99.9% of all delta F2 max. frequency values recorded over 10 packets must be greater than 185 kHz.



## 16. Internal Regulator Electrical Specifications

**Note:** Values in this data sheet are design goals and are subject to change based on device characterization results. Functional operation is not guaranteed outside of the specification limits provided in this section.

## 16.1 Core Buck Switching Regulator

Table 34. Core Buck Switching Regulator (CBUCK) Specifications

Specification	Notes	Min.	Тур.	Max.	Units
Input supply voltage (DC)	DC voltage range inclusive of disturbances.	2.4	3.6	4.8 <sup>[38]</sup>	V
PWM mode switching frequency	CCM, load > 100 mA VBAT = 3.6V.	_	4	_	MHz
PWM output current	-	_	_	370	mA
Output current limit	-	_	1400	_	mA
Output voltage range	Programmable, 30 mV steps. Default = 1.35V.	1.2	1.35	1.5	V
PWM output voltage DC accuracy	Includes load and line regulation. Forced PWM mode.	-4	_	4	%
PWM ripple voltage, static	Measure with 20 MHz bandwidth limit. Static load, max. ripple based on VBAT = 3.6V, Vout = 1.35V, Fsw = 4 MHz, 2.2 $\mu$ H inductor L > 1.05 $\mu$ H, Cap + Board total-ESR < 20 m $\Omega$ , C <sub>out</sub> > 1.9 $\mu$ F, ESL<200 pH	-	7	20	mVpp
PWM mode peak efficiency	Peak efficiency at 200 mA load, inductor DCR = 200 mΩ, VBAT = 3.6V, VOUT = 1.35V	_	85	-	%
PFM mode efficiency	10 mA load current, inductor DCR = 200 m $\Omega$ , VBAT = 3.6V, VOUT = 1.35V	_	77	-	%
Start-up time from power down	VDDIO already ON and steady. Time from REG_ON rising edge to CLDO reaching 1.2V	_	400	500	μs
External inductor	0603 size, 2.2 μH ±20%, DCR = 0.2Ω ± 25%	_	2.2	_	μH
External output capacitor	Ceramic, X5R, 0402, ESR <30 mΩ at 4 MHz, 4.7 μF ±20%, 10V	2.0 <sup>[39]</sup>	4.7	10 <sup>[40]</sup>	μF
External input capacitor	For SR_VDDBATP5V pin, ceramic, X5R, 0603, ESR < 30 m $\Omega$ at 4 MHz, ±4.7 $\mu$ F ±20%, 10V	0.67 <sup>2</sup>	4.7	_	μF
Input supply voltage ramp-up time	0 to 4.3V	40	_	_	μs

#### Notes

<sup>38.</sup> The maximum continuous voltage is 4.8V. Voltages up to 6.0V for up to 10 seconds, cumulative duration, over the lifetime of the device are allowed. Voltages as high as 5.0V for up to 250 seconds, cumulative duration, over the lifetime of the device are allowed.

<sup>39.</sup> Minimum capacitor value refers to the residual capacitor value after taking into account the part-to-part tolerance, DC-bias, temperature, and aging.

<sup>40.</sup> Total capacitance includes those connected at the far end of the active load.



## 16.2 3.3V LDO (LDO3P3)

Table 35. LDO3P3 Specifications

Specification	Notes	Min.	Тур.	Max.	Units
Input supply voltage, V <sub>in</sub>	Min. = V <sub>o</sub> + 0.2V = 3.5V dropout voltage requirement must be met under maximum load for performance specifications.	3.1	3.6	4.8 <sup>[41]</sup>	V
Output current	-	0.001	_	450	mA
Nominal output voltage, V <sub>o</sub>	Default = 3.3V.	_	3.3	_	V
Dropout voltage	At max. load.	_	_	200	mV
Output voltage DC accuracy	Includes line/load regulation.	<b>–</b> 5	_	+5	%
Quiescent current	No load	_	66	85	μA
Line regulation	V <sub>in</sub> from (V <sub>o</sub> + 0.2V) to 4.8V, max. load	_	_	3.5	mV/V
Load regulation	load from 1 mA to 450 mA	_	_	0.3	mV/mA
PSRR	$V_{in} \ge V_{o} + 0.2V$ , $V_{o} = 3.3V$ , $C_{o} = 4.7 \mu F$ , Max. load, 100 Hz to 100 kHz	20	_	_	dB
LDO turn-on time	Chip already powered up.	_	160	250	μs
External output capacitor, C <sub>o</sub>	Ceramic, X5R, 0402, (ESR: 5 mΩ–240 mΩ), ± 10%, 10V	1.0 <sup>[42]</sup>	4.7	5.64	μF
External input capacitor	For SR_VDDBATA5V pin (shared with band gap) Ceramic, X5R, 0402, (ESR: $30m\text{-}200~\text{m}\Omega$ ), $\pm~10\%$ , $10V$ . Not needed if sharing VBAT capacitor 4.7 $\mu\text{F}$ with SR_VDDBATP5V.	-	4.7	-	μF

#### Note

<sup>41.</sup> The maximum continuous voltage is 4.8V. Voltages up to 6.0V for up to 10 seconds, cumulative duration, over the lifetime of the device are allowed. Voltages as high as 5.0V for up to 250 seconds, cumulative duration, over the lifetime of the device are allowed.
42. Minimum capacitor value refers to the residual capacitor value after taking into account the part-to-part tolerance, DC-bias, temperature, and aging.



# 16.3 CLDO

**Table 36. CLDO Specifications** 

Specification	Notes	Min.	Тур.	Max.	Units
Input supply voltage, V <sub>in</sub>	Min. = 1.2 + 0.15V = 1.35V dropout voltage requirement must be met under maximum load.	1.3	1.35	1.5	٧
Output current	-	0.2	-	200	mA
Output voltage, V <sub>o</sub>	Programmable in 10 mV steps. Default = 1.2.V	0.95	1.2	1.26	V
Dropout voltage	At max. load	_	_	150	mV
Output voltage DC accuracy	Includes line/load regulation	-4	_	+4	%
Quiescent current	No load	_	13	_	μA
Quiescent current	200 mA load	_	1.24	_	mA
Line regulation	V <sub>in</sub> from (V <sub>o</sub> + 0.15V) to 1.5V, maximum load	_	_	5	mV/V
Load regulation	Load from 1 mA to 300 mA	_	0.02	0.05	mV/mA
Lockede ouwrent	Power down	_	5	20	μA
Leakage current	Bypass mode	-	1	3	μA
PSRR	@1 kHz, Vin ≥ 1.35V, C <sub>o</sub> = 4.7 μF	20	_	-	dB
Start-up time of PMU	VDDIO up and steady. Time from the REG_ON rising		_	700	μs
LDO turn-on time	LDO turn-on time when rest of the chip is up.	_	140	180	μs
External output capacitor, Co	Total ESR: 5 m $\Omega$ –240 m $\Omega$	1.1 <sup>[43]</sup>	2.2	-	μF
External input capacitor	Only use an external input capacitor at the VDD_LDO pin if it is not supplied from CBUCK output.	_	1	2.2	μF

Note
43. Minimum capacitor value refers to the residual capacitor value after taking into account the part-to-part tolerance, DC-bias, temperature, and aging.



# **16.4 LNLDO**

**Table 37. LNLDO Specifications** 

Specification	Notes	Min.	Тур.	Max.	Units
Input supply voltage, Vin	Min. $V_{IN} = V_O + 0.15V = 1.35V$ (where $V_O = 1.2V$ ) dropout voltage requirement must be met under maximum load.		1.35	1.5	V
Output current	-	0.1	_	150	mA
Output voltage, V <sub>o</sub>	Programmable in 25 mV steps.Default = 1.2V	1.1	1.2	1.275	V
Dropout voltage	At maximum load	_	_	150	mV
Output voltage DC accuracy	Includes line/load regulation	-4	_	+4	%
Quiescent current	No load	_	10	12	μA
Quiescent current	Max. load	_	970	990	μA
Line regulation	V <sub>in</sub> from (V <sub>o</sub> + 0.15V) to 1.5V, 200 mA load	-	_	5	mV/V
Load regulation	Load from 1 mA to 200 mA: $V_{in} \ge (V_o + 0.12V)$		0.025	0.045	mV/mA
Leakage current	Power-down, junction temp. = 85°C	-	5	20	μA
Output noise	@30 kHz, $60-150$ mA load $C_0 = 2.2 \mu F$ @100 kHz, $60-150$ mA load $C_0 = 2.2 \mu F$	_	-	60 35	–nV/√ <i>H</i> ₂
PSRR	@1 kHz, $V_{in} \ge (V_o + 0.15V)$ , $C_o = 4.7 \mu F$	20	_	_	dB
LDO turn-on time	LDO turn-on time when rest of chip is up	-	140	180	μs
External output capacitor, Co	Total ESR (trace/capacitor): 5 m $\Omega$ –240 m $\Omega$		2.2	4.7	μF
External input capacitor	Only use an external input capacitor at the VDD_LDO pin if it is not supplied from CBUCK output. Total ESR (trace/capacitor): $30~\text{m}\Omega-200~\text{m}\Omega$		1	2.2	μF

#### Note

<sup>44.</sup> Minimum capacitor value refers to the residual capacitor value after taking into account the part-to-part tolerance, DC-bias, temperature, and aging.



# 17. System Power Consumption

**Note:** The values in this data sheet are design goals and are subject to change based on device characterization. Unless otherwise stated, these values apply for the conditions specified in Table 23: "Recommended Operating Conditions and DC Characteristics".

#### 17.1 WLAN Current Consumption

Table 38 shows typical currents consumed by the CYW43439's WLAN section. All values shown are with the Bluetooth core in Reset mode with Bluetooth is OFF.

17.1.1 2.4 GHz Mode

Table 38. 2.4 GHz Mode WLAN Power Consumption

Mode	Rate	VBAT = 3.6V, VDD	IO = 1.8V, TA 25°C
Wode	Nate	VBAT (mA)	Vio (μ <b>A</b> ) <sup>[46]</sup>
Sleep Modes			
Leakage (OFF) <sup>[45]</sup>	N/A	0.0035	0.08
Sleep (idle, unassociated) [47]	N/A	0.0058	98
Sleep (idle, associated, inter-beacons) [48]	Rate 1	0.0058	98
IEEE Power Save PM1 DTIM1 (Avg.) [49]	Rate 1	1.19	83
IEEE Power Save PM1 DTIM3 (Avg.) [50]	Rate 1	0.48	87
IEEE Power Save PM2 DTIM1 (Avg.) [49]	Rate 1	1.27	83
IEEE Power Save PM2 DTIM3 (Avg.) [50]	Rate 1	0.44	98
Active Modes	<u> </u>		
Rx Listen Mode [51]	N/A	37	12
	Rate 1	37	12
Dy Astive (at FORDER DCCI) [52]	Rate 11	40	12
Rx Active (at –50dBm RSSI) [52]	Rate 54	40	12
	Rate MCS7	43	12
	Rate 1 @ 19.5 dBm	320	15
Tx <sup>[52]</sup>	Rate 11 @ 19.5 dBm	318	15
18.	Rate 54 @ 16.5 dBm	282	15
	Rate MCS7 @ 16 dBm	271	15

#### Notes

- 45. Leakage (OFF) mode are the BT\_REG\_ON and WL\_REG\_ON low .
- 46. VIO is specified with all pins idle (not switching) and not driving any loads.
- 47. Device is initialized in Sleep mode, but not associated
- 48. Device is associated, and then enters Power Save mode (idle between beacons).
- 49. Beacon interval = 100 ms; beacon duration = 1 ms @ 1 Mbps (Integrated Sleep + wakeup + beacon). 50. Beacon interval = 300 ms; beacon duration = 1 ms @ 1 Mbps (Integrated Sleep + wakeup + beacon).
- 51. Carrier sense (CCA) when no carrier present.
- 52. Tx output power is measured on the chip-out side; duty cycle =100%. Tx Active mode is measured in Packet Engine mode (pseudo-random data)



# 17.2 Bluetooth Consumption

The Bluetooth current consumption measurements are shown in Table 39.

### Note:

- The WLAN core is in reset (WLAN\_REG\_ON = low) for all measurements provided in Table 39.
- The BT current consumption numbers are measured based on GFSK TX output power = 10 dBm.

**Table 39. Bluetooth Current Consumption** 

Operating Mode	VBAT (VBAT = 3.6V) Typical	VDDIO (VDDIO = 1.8V) Typical	Units
Sleep	6	150	μA
Standard 1.28s Inquiry Scan	193	162	μA
500 ms Sniff Master	305	172	μA
DM1/DH1 Master	23.3	-	mA
DM3/DH3 Master	28.4	-	mA
DM5/DH5 Master	29.1	-	mA
3DH5/3DH5 Master	25.1	-	mA
SCO HV3 Master	11.8	-	mA
BLE Scan <sup>[53]</sup>	187	164	μA
BLE Adv. – Unconnectable 1.00 sec	93	163	μA
BLE Connected 1 sec	71	163	μA

**Note** 53. No devices present. A 1.28 second interval with a scan window of 11.25 ms.



# 18. Interface Timing and AC Characteristics

Note: Values in this data sheet are design goals and are subject to change based on the results of device characterization.

Unless otherwise stated, the specifications in this section apply when the operating conditions are within the limits specified in Table 21 and Table 23. Functional operation outside of these limits is not guaranteed.

### 18.1 SDIO Default Mode Timing

SDIO default mode timing is shown by the combination of Figure 29 and Table 40.




Figure 29. SDIO Bus Timing (Default Mode)

Table 40. SDIO Bus Timing [54] Parameters (Default Mode)

Symbol	Minimum	Typical	Maximum	Unit
ximum VIL <sup>[5</sup>	<sup>5]</sup> )			
f <sub>PP</sub>	0	_	25	MHz
f <sub>OD</sub>	0	_	400	kHz
t <sub>WL</sub>	10	_	-	ns
t <sub>WH</sub>	10	_	_	ns
t <sub>TLH</sub>	_	_	10	ns
t <sub>THL</sub>	_	_	10	ns
t <sub>ISU</sub>	5	_	-	ns
t <sub>IH</sub>	5	_	-	ns
•			•	
t <sub>ODLY</sub>	0	_	14	ns
t <sub>ODLY</sub>	0	_	50	ns
	twh the true  to the true  to the true  to the true  t	toply 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	ximum VIL <sup>[55]</sup> )       f <sub>PP</sub> 0     -       f <sub>OD</sub> 0     -       t <sub>WL</sub> 10     -       t <sub>WH</sub> 10     -       t <sub>TLH</sub> -     -       t <sub>THL</sub> -     -       t <sub>ISU</sub> 5     -       t <sub>IH</sub> 5     -       t <sub>ODLY</sub> 0     -	Table   Tabl

#### Notes

<sup>54.</sup> Timing is based on CL  $\leq$  40 pF load on command and data.

<sup>55.</sup>  $min(Vih) = 0.7 \times VDDIO$  and  $max(Vil) = 0.2 \times VDDIO$ .



# 18.2 SDIO High-Speed Mode Timing

SDIO high-speed mode timing is shown by the combination of Figure 30 and Table 41.




Figure 30. SDIO Bus Timing (High-Speed Mode)

Table 41. SDIO Bus Timing [56] Parameters (High-Speed Mode)

Parameter	Symbol	Minimum	Typical	Maximum	Unit
SDIO CLK (all values are referred to minimum VIH	and maximum VIL <sup>[57</sup>	1)		!	
Frequency – Data Transfer Mode	f <sub>PP</sub>	0	_	50	MHz
Frequency – Identification Mode	f <sub>OD</sub>	0	_	400	kHz
Clock low time	t <sub>WL</sub>	7	_	_	ns
Clock high time	t <sub>WH</sub>	7	_	_	ns
Clock rise time	t <sub>TLH</sub>	_	_	3	ns
Clock fall time	t <sub>THL</sub>	_	_	3	ns
Inputs: CMD, DAT (referenced to CLK)	·				
Input setup time	t <sub>ISU</sub>	6	_	_	ns
Input hold time	t <sub>IH</sub>	2	_	_	ns
Outputs: CMD, DAT (referenced to CLK)	·				
Output delay time – Data Transfer Mode	t <sub>ODLY</sub>	_	_	14	ns
Output hold time	t <sub>ОН</sub>	2.5	_	-	ns
Total system capacitance (each line)	CL	_	_	40	pF


Notes
56. Timing is based on CL ≤ 40 pF load on command and data.
57. min(Vih) = 0.7 × VDDIO and max(ViI) = 0.2 × VDDIO.



# 18.3 gSPI Signal Timing

The gSPI device always samples data on the rising edge of the clock.

Figure 31. gSPI Timing



**Table 42. gSPI Timing Parameters** 

Parameter	Symbol	Minimum	Maximum	Units	Note
Clock period	T1	20.8	_	ns	F <sub>max</sub> = 50 MHz
Clock high/low	T2/T3	(0.45 × T1) – T4	(0.55 × T1) – T4	ns	-
Clock rise/fall time	T4/T5	_	2.5	ns	-
Input setup time	Т6	5.0	_	ns Setup time, SIMO valid to SPI_C edge	
Input hold time	Т7	5.0	_	ns	Hold time, SPI_CLK active edge to SIMO invalid
Output setup time	Т8	5.0	_	ns Setup time, SOMI valid befor rising	
Output hold time	Т9	5.0	_	ns	Hold time, SPI_CLK active edge to SOMI invalid
CSX to clock <sup>[58]</sup>	_	7.86	_	ns	CSX fall to 1st rising edge
Clock to CSX <sup>[58]</sup>	_	_	_	ns	Last falling edge to CSX high
Note	•			•	

58. SPI\_CSx remains active for entire duration of gSPI read/write/write\_read transaction (that is, overall words for multiple word transaction)

# 18.4 JTAG Timing

**Table 43. JTAG Timing Characteristics** 

Signal Name	Period	Output Maximum	Output Minimum	Setup	Hold
TCK	125 ns	_	_	_	_
TDI	_	_	_	20 ns	0 ns
TMS	_	_	_	20 ns	0 ns
TDO	_	100 ns	0 ns	_	_
JTAG_TRST	250 ns	_	_	_	_

Document Number: 002-30348 Rev. \*D



# 19. Power-Up Sequence and Timing

## 19.1 Sequencing of Reset and Regulator Control Signals

The CYW43439 has two signals that allow the host to control power consumption by enabling or disabling the Bluetooth, WLAN, and internal regulator blocks. These signals are described below. Additionally, diagrams are provided to indicate proper sequencing of the signals for various operational states (see Figure 32 through Figure 35). The timing values indicated are minimum required values; longer delays are also acceptable.

#### Note:

- The WL\_REG\_ON and BT\_REG\_ON signals are OR'ed in the CYW43439. The diagrams show both signals going high at the same time (as would be the case if both REG signals were controlled by a single host GPIO). If two independent host GPIOs are used (one for WL\_REG\_ON and one for BT\_REG\_ON), then only one of the two signals needs to be high to enable the CYW43439 regulators.
- The CYW43439 has an internal power-on reset (POR) circuit. The device will be held in reset for a maximum of 110 ms after VDDC and VDDIO have both passed the POR threshold (see Table 23). Wait at least 150 ms after VDDC and VDDIO are available before initiating SDIO accesses.
- VBAT and VDDIO should not rise faster than 40 µs. VBAT should be up before or at the same time as VDDIO. VDDIO should not be present first or be held high before VBAT is high.

#### 19.1.1 Description of Control Signals

- WL\_REG\_ON: Used by the PMU to power up the WLAN section. It is also OR-gated with the BT\_REG\_ON input to control the internal CYW43439 regulators. When this pin is high, the regulators are enabled and the WLAN section is out of reset. When this pin is low the WLAN section is in reset. If both the BT\_REG\_ON and WL\_REG\_ON pins are low, the regulators are disabled.
- BT\_REG\_ON: Used by the PMU (OR-gated with WL\_REG\_ON) to power up the internal CYW43439 regulators. If both the BT\_REG\_ON and WL\_REG\_ON pins are low, the regulators are disabled. When this pin is low and WL\_REG\_ON is high, the BT section is in reset.

**Note:** For both the WL\_REG\_ON and BT\_REG\_ON pins, there should be at least a 10 ms time delay between consecutive toggles (where both signals have been driven low). This is to allow time for the CBUCK regulator to discharge. If this delay is not followed, then there may be a VDDIO in-rush current on the order of 36 mA during the next PMU cold start.

Document Number: 002-30348 Rev. \*D Page 79 of 87



# 19.1.2 Control Signal Timing Diagrams

# Figure 32. WLAN = ON, Bluetooth = ON




Figure 33. WLAN = OFF, Bluetooth = OFF






Figure 34. WLAN = ON, Bluetooth = OFF





Figure 35. WLAN = OFF, Bluetooth = ON





# 20. Package Information

## 20.1 Package Thermal Characteristics

Table 44. Package Thermal Characteristics<sup>[59]</sup>

Characteristic	Value in Still Air
$\theta_{JA}$ (°C/W)	54.75
$\theta_{JB}$ (°C/W)	15.38
$\theta_{JC}$ (°C/W)	7.16
Ψ <sub>JT</sub> (°C/W)	0.04
Ψ <sub>JB</sub> (°C/W)	14.21
Maximum Junction Temperature T <sub>j</sub> (°C) <sup>[60]</sup>	125
Maximum Power Dissipation (W)	1.2

#### Notes

#### 20.1.1 Junction Temperature Estimation and PSI Versus Thetaic

Package thermal characterization parameter PSI-JT ( $\Psi_{JT}$ ) yields a better estimation of actual junction temperature ( $T_J$ ) versus using the junction-to-case thermal resistance parameter Theta- $J_C$  ( $\theta_{JC}$ ). The reason for this is  $\theta_{JC}$  assumes that all the power is dissipated through the top surface of the package case. In actual applications, some of the power is dissipated through the bottom and sides of the package.  $\Psi_{JT}$  takes into account power dissipated through the top, bottom, and sides of the package. The equation for calculating the device junction temperature is as follows:

$$TJ = TT + P \times \Psi JT$$

#### Where:

- T<sub>J</sub> = junction temperature at steady-state condition, °C
- T<sub>T</sub> = package case top center temperature at steady-state condition, °C
- P = device power dissipation, Watts
- Ψ<sub>JT</sub> = package thermal characteristics (no airflow), °C/W

<sup>59.</sup> No heat sink, TA = 70°C. This is an estimate based on a 4-layer PCB that conforms to EIA/JESD51–7 (101.6 mm x 114.3 mm x 1.6 mm) and P = 1.2W continuous dissipation.


<sup>60.</sup> Absolute junction temperature limits maintained through active thermal monitoring and dynamic TX duty cycle limiting.





# 21. Mechanical Information

Figure 36 shows the mechanical drawing for the CYW43439 WLBGA package.

Figure 36. 63-Ball WLBGA Mechanical Information







DIMEN	DIMENSIONAL REFERENCES (mm)					
REF.	MIN	MIN NOM MAX				
A	_	-	0.55			
A1	0.160	0.190	0.220			
D	2.82	2.87	2.92			
D1	2.40 REF.					
E	4.82	4.87	4.92			
E1	4.40 REF.					
b	0.200	0.250	0.300			
е	0.40 BSC					
f	0.235 BSC					
aaa	-	-	0.10			
bbb	_	1	0.10			
ccc	_	_	0.05			
ddd	-	-	0.10			
eee	-	-	0.05			
Filename: MOD01927 Rev:000						

 REFER TO BROADCOM APPLICATION NOTE "WAFER-LEVEL BALL GRID ARRAY (WLBGA) OVERVIEW AND ASSEMBLY GUIDELINES" FOR DESIGN, IMPLEMENTATION, AND MANUFACTURING RECOMMENDATIONS AND

5.

GUIDELINES.
PRIMARY DATUM Z AND SEATING PLANE ARE DEFINED BY
THE SPHERICAL CROWNS OF THE SOLDER BUMPS.


4.

DIMENSION IS MEASURED AT THE MAXIMUM SOLDER BUMP DIAMETER, PARALLEL TO PRIMARY DATUM Z.

- 3. THE BASIC SOLDER BUMP PITCH IS 0.40mm
- THIS PACKAGE CONFORMS TO THE JEDEC REGISTERED OUTLINE MO-225.
- ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5M-1994.
   NOTES: UNLESS OTHERWISE SPECIFIED



Figure 37. WLBGA Package Keep-Out Areas—Top View with the Bumps Facing Down





# 22. Ordering Information

#### **Table 45. Part Ordering Information**

Part Number [61]	Package	Description	Operating Ambient Temperature
CYW43439KUBG	63-ball WLBGA halogen-free package (4.87 mm x 2.87 mm, 0.40 pitch)	2.4 GHz single-band WLAN IEEE 802.11n + BT 5.2 compliance	-30°C to +70°C

#### Note

61. Add "T" to the end of the part number to specify "Tape and Reel."

### 26. Additional Information

#### 26.1 Acronyms and Abbreviations

In most cases, acronyms and abbreviations are defined upon first use. For a more complete list of acronyms and other terms used in Cypress documents, go to: http://www.cypress.com/glossary.

#### 26.2 IoT Resources

Cypress provides a wealth of data at <a href="http://www.cypress.com/internet-things-iot">http://www.cypress.com/internet-things-iot</a> to help you to select the right IoT device for your design, and quickly and effectively integrate the device into your design. Cypress provides customer access to a wide range of information, including technical documentation, schematic diagrams, product bill of materials, PCB layout information, and software updates. Customers can acquire technical documentation and software from the Cypress Support Community website (<a href="http://community.cypress.com/">http://community.cypress.com/</a>).



# **Document History**

Document Title: CYW43439 Single-Chip IEEE 802.11 b/g/n MAC/Baseband/Radio with Integrated Bluetooth 5.2 Compliance Document Number: 002-30348

Doodiniont ite	Southern Hambor. 602 66646					
Revision	ECN	Submission Date	Description of Change			
**	6889096	05/29/2020	New datasheet			
*A	6975106	11/03/2020	Updated Table 25 and Table 38.  Removed TurboQAM from Table 2, Table 25 and Table 26.  Updated Bluetooth 5.0 to Bluetooth 5.2 throughout the document.  Removed 5.1 MAC Features section.			
*B	7108629	03/19/2021	Updated Features section.			
*C	7835932	11/28/2022	Obsolete document. Completing sunset review.			
*D	7894589	17/04/2023	Reactivating the datasheet.			



# Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/mcu

cypress.com/psoc

cypress.com/pmic

#### **Products**

**PSoC** 

Arm® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Internet of Things

Cypress.com/automotive

cypress.com/clocks

cypress.com/interface

cypress.com/iot

cypress.com/memory

Microcontrollers

Power Management ICs

Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless Connectivity cypress.com/wireless

# PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

#### **Cypress Developer Community**

Community | Code Examples | Projects | Video | Blogs | Training | Components

### **Technical Support**

cypress.com/support

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure of the High-Risk Device, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any use of a Cypress product as a Critical Component in a High-Risk Device. You shall indemnify and hold Cypress, including its affiliates, and its directors, officers, employees, agents, distributors, and assigns harmless from and against all claims, costs, damages, and expenses, arising out of any claim, including claims for product liability, personal injury or death, or property damage arising from any use of a Cypress product as a Critical Component in a High-Risk Device. Cypress products are not intended or authorized for use as a Critical Component in any High-Risk Device except to the limited extent that (i) Cypress's published data sheet for the product explicitly states Cypress has qualified the product for use in a specific High-Risk Device, or (ii) Cypress has given you advance written authorization to use the product as a Critical Component in the specific High-Risk Device and you have signed a separate indemnification agreement.

Cypress, the Cypress logo, and combinations thereof, WICED, ModusToolBox, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress or a subsidiary of Cypress in the United States or in other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-30348 Rev. \*D Revised April 17, 2023 Page 87 of 87

<sup>©</sup> Cypress Semiconductor Corporation, 2020-2023. This document is the property of Cypress Semiconductor Corporation, and Infineon Technologies company, and its affiliates ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.