MOSFET – Single, P-Channel, POWERTRENCH[®]

-30 V, -11 A, 13.5 m Ω

FDMA6676PZ

Description

This device is an ultra low resistance P–Channel FET. It is designed for power line load switching applications and reverse polarity protection. It is especially optimized for voltage rails that can climb as high as 25 V. Typical end systems include laptop computers, tablets and mobile phone. Applications include battery protection, input power line protection and charge path protection, including USB and other charge paths. The FDMA6676PZ has an enhanced V_{GS} rating of 25 V specifically designed to simplify installation. When used as reverse polarity protection, with gate tied to ground and drain tied to V input, it is designed to support operating input voltages that can raise as high as 25 V without the need for external Zener protection on the gate. Its small $2 \times 2 \times 0.8$ form factor make it an ideal part for mobile and space constrained applications.

Features

- Max $r_{DS(on)} = 13.5 \text{ m}\Omega @ V_{GS} = -10 \text{ V}$
- 25 V V_{GS} Extended Operating Rating
- 30 V V_{DS} Blocking
- 2 x 2 mm Form Factor
- Low Profile 0.8 mm Maximum
- Integrated Protection Diode
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant




ON Semiconductor®


www.onsemi.com



MARKING DIAGRAM



PIN CONNECTION



ORDERING INFORMATION

See detailed ordering and shipping information on page 3 of this data sheet.

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Ratings	Unit	
V _{DS}	Drain to Source Voltage		-30	V
V_{GS}	Gate to Source Voltage		±25	V
I _D	Drain Current – Continuous,	T _A = 25°C (Note 1a)	-11	А
	– Pulsed	(Note 3)	-165	
PD	Power Dissipation	T _A = 25°C (Note 1a)	2.4	W
	Power Dissipation	$T_A = 25^{\circ}C$ (Note 1b)	0.9	
T _J , T _{STG}	Operating and Storage Junction Temperature Range		–55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL CHARACTERISTICS

Symbol	Characteristic	Value	Unit
$R_{ hetaJA}$	R _{θJA} Thermal Resistance, Junction to Ambient (Note 1a)		°C/W
R_{\thetaJA}	Thermal Resistance, Junction to Ambient (Note 1b)	145	

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
OFF CHARACTERISTICS						
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = -250 \ \mu A, \ V_{GS} = 0 \ V$	-30			V
$\Delta \text{BV}_{\text{DSS}}$ / $\Delta \text{T}_{\text{J}}$	Breakdown Voltage Temperature Coefficient	$I_D = -250 \ \mu A$, Referenced to 25°C		-19		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = -24 \text{ V}, V_{GS} = 0 \text{ V}$			-1	μA
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 25 \text{ V}, V_{DS} = 0 \text{ V}$			±10	μA

ON CHARACTERISTICS

V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = -250 \mu A$	-1.2	-2	-2.6	V
$\Delta V_{GS(th)} / \Delta T_J$	Gate to Source Threshold Voltage Temperature Coefficient	I _D = -250 μA, Referenced to 25°C		5.9		mV/°C
r _{DS(on)}	Static Drain to Source On Resistance	$V_{GS} = -10 \text{ V}, \text{ I}_{D} = -11 \text{ A}$		11	13.5	mΩ
		$V_{GS} = -4.5 \text{ V}, \text{ I}_{D} = -8 \text{ A}$		19	27	
		V_{GS} = -10 V, I _D = -11 A, T _J = 125°C		14.5	21	
9 _{FS}	Forward Transconductance	$V_{DD} = -5 \text{ V}, \text{ I}_{D} = -11 \text{ A}$		38		S

DYNAMIC CHARACTERISTICS

C _{iss}	Input Capacitance	V_{DS} = -15 V, V_{GS} = 0 V, f = 1 MHz	1440	2160	pF
C _{oss}	Output Capacitance		477	720	pF
C _{rss}	Reverse Transfer Capacitance		458	690	pF
Rg	Gate Resistance		12		Ω

SWITCHING CHARACTERISTICS

t _{d(on)}	Turn-On Delay Time	$V_{DD} = -15 \text{ V}, \text{ I}_{D} = -11 \text{ A},$	8.8	18	ns
t _r	Rise Time	V_{GS} = –10 V, R_{GEN} = 6 Ω	19	34	ns
t _{d(off)}	Turn-Off Delay Time		87	139	ns
t _f	Fall Time		72	115	ns
Qg	Total Gate Charge	V _{GS} = 0 V to -10 V, V _{DD} = -15 V, I _D = -11 A	33	46	nC

FDMA6676PZ

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted) (continued)


Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
SWITCHING CHARACTERISTICS						
Qg	Total Gate Charge	$V_{GS} = 0 V \text{ to } -4.5 V,$ $V_{DD} = -15 V, I_D = -11 A$		20	28	nC
Q _{gs}	Gate to Source Charge	$V_{DD} = -15 \text{ V}, \text{ I}_{D} = -11 \text{ A}$		4.5		nC
Q _{gd}	Gate to Drain "Miller" Charge	V _{DD} = -15 V, I _D = -11 A		13		nC

DRAIN-SOURCE DIODE CHARACTERISTICS


V _{SD}	Source to Drain Diode Forward	V_{GS} = 0 V, I _S = -2 A (Note 2)	-0.7	-1.2	V
	Voltage	V_{GS} = 0 V, I _S = -11 A (Note 2)	-0.9	-1.4	V
t _{rr}	Reverse Recovery Time	I _F = -11 A, di/dt = 100 A/μs	31	50	ns
Q _{rr}	Reverse Recovery Charge		9	18	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1. $R_{\theta JA}$ is determined with the device mounted on a 1 in2 pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. $R_{\theta CA}$ is determined by the user's board design.



a. 52°C/W when mounted on a 1 in² pad of 2 oz copper.



b. 145°C/W when mounted on a minimum pad of 2 oz copper.

2. Pulse Test: Pulse Width < 300 $\mu s,$ Duty cycle < 2.0%.

3. Pulse Id refers to Forward Bias Safe Operation Area.


ORDERING INFORMATION

Device Marking	Device	Package	Package Method [†]
676	FDMA6676PZ	WDFN-6	3000 Tape / Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

FDMA6676PZ

TYPICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)








Figure 2. Normalized On–Resistance vs. Drain Current and Gate Voltage




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current






Figure 3. Normalized On–Resistance vs. Junction Temperature





0.1

0.01

-I_D, Drain Current (A)

-V_{GS}, Gate to Source Voltage (V)





Figure 11. Junction-to-Ambient Transient Thermal Response Curve

POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.





1. CONTROLLING DIMENSION: MILLIMETERS.

2. COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS. 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE

4. SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

DIM	M	ILLIMET	ERS		
	MIN.	NOM.	MAX.		
A	0.60	0.70	0.80		
A1	0.00	-	0.05		
A4		(0.20)			
b	0.25	0.30	0.35		
D	1.95	2.05	2.15		
D2	0.84	0.89	0.94		
D3		(0.95)			
E	1.95	2.05	2.15		
E2	1.45	1.50	1.55		
е	0.65 BSC				
e1	· ·	1.30 BSC	;		
k		(0.35)			
k1		(0.45)			
L	0.18	0.28	0.38		
L3	0.25	0.30	0.35		
L4	0.55	0.60	0.65		
L5		(0.23)			
aaa		0.10			
bbb	0.10				
ccc	0.05				
ddd		0.05			
eee		0.05			

DOCUMENT NUMBER:	98AON13671G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	WDFN6 2.05X2.05, 0.65P	PAGE 1 OF 1				
ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the						

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales