

Sample &

Buy



#### SN65LBC175A-EP

SLLSEU5-DECEMBER 2016

# SN65LBC175A-EP Quadruple RS-485 Differential Line Receiver

Technical

Documents

## 1 Features

- Designed for TIA/EIA-485, TIA/EIA-422 and ISO 8482 Applications
- Signaling Rates <sup>(1)</sup> Exceeding 50 Mbps
- Fail-Safe in Bus Short-Circuit, Open-Circuit, and Idle-Bus Conditions
- ESD Protection on Bus Inputs Exceeds 6 kV
- Common-Mode Bus Input Range -7 V to 12 V
- Propagation Delay Times < 18 ns</li>
- Low Standby Power Consumption < 32 μA</li>
- Pin-Compatible Upgrade for MC3486, DS96F175, LTC489, and SN75175

## 2 Applications

- Supports Defense, Aerospace, and Medical Applications
  - Controlled Baseline
  - One Assembly and Test Site
  - One Fabrication Site
  - Extended Product Life Cycle
  - Extended Product-Change Notification
  - Product Traceability

#### The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).

## 3 Description

Tools &

Software

The SN65LBC175A-EP is a quadruple differential line receiver with 3-state outputs, designed for TIA/EIA-485 (RS-485), TIA/EIA-422 (RS-422), and ISO 8482 (Euro RS-485) applications.

Support &

Community

This device is optimized for balanced multipoint bus communication at data rates up to and exceeding 50 million bits per second. The transmission media may be twisted-pair cables, printed-circuit board traces, or backplanes. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media and the noise coupling to the environment.


The receiver operates over a wide range of positive and negative common-mode input voltages, and features ESD protection to 6 kV, making it suitable for high-speed multipoint data transmission applications in harsh environments. These devices are designed using LinBiCMOS<sup>®</sup>, facilitating low power consumption and robustness.

Two EN inputs provide pair-wise enable control, or these can be tied together externally to enable all four drivers with the same signal.

## Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN65LBC175A-EP	SOIC (16)	9.90 mm × 3.90 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.





Texas Instruments

www.ti.com

# **Table of Contents**

1	Feat	tures	1
2	Арр	lications	1
3	Des	cription	1
4	Rev	ision History	2
5	Pin	Configuration and Functions	3
6	Spe	cifications	4
	6.1	Absolute Maximum Ratings	4
	6.2	ESD Ratings	4
	6.3	Recommended Operating Conditions	4
	6.4	Thermal Information	4
	6.5	Electrical Characteristics	5
	6.6	Switching Characteristics	5
	6.7	Typical Characteristics	7
7	Para	ameter Measurement Information	8
8	Deta	ailed Description	10
	8.1	Overview	10
	8.2	Functional Block Diagram	10


	8.3	Feature Description	10
	8.4	Device Functional Modes	10
9	App	lication and Implementation	12
	9.1	Application Information	12
	9.2	Typical Application	12
10	Pow	er Supply Recommendations	14
11	Laye	out	14
	11.1	Layout Guidelines	14
	11.2	Layout Example	14
12	Dev	ice and Documentation Support	15
	12.1	Receiving Notification of Documentation Updates	15
	12.2	Community Resources	15
	12.3	Trademarks	15
	12.4	Electrostatic Discharge Caution	15
	12.5	Glossary	15
13	Мес	hanical, Packaging, and Orderable	
		mation	16

# 4 Revision History

DATE	REVISION	NOTES
December 2016	*	Initial release.



# 5 Pin Configuration and Functions



#### **Pin Functions**

PIN		1/0	DESCRIPTION		
NAME			DESCRIPTION		
1A	2	I	RS-485 differential input (noninverting).		
1B	1	I	RS-485 differential input (inverting).		
1Y	3	0	Logic level output.		
2A	6	I	RS-485 differential input (noninverting).		
2B	7	I	RS-485 differential input (inverting).		
2Y	5	0	Logic level output.		
ЗA	10	I	RS-485 differential input (noninverting).		
3B	9	I	RS-485 differential input (inverting).		
3Y	11	0	Logic level output.		
4A	14	I	RS-485 differential input (noninverting).		
4B	15	I	RS-485 differential input (inverting).		
4Y	13	0	Logic level output.		
1,2EN	4	I	Active-low and active-high select.		
3,4EN	12	I	Active-low and active-high select.		
GND	8	_	Ground.		
V <sub>CC</sub>	16	—	Power supply.		

## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	MIN	MAX	UNIT
Supply voltage, V <sub>CC</sub> <sup>(2)</sup>	-0.3	6	V
Voltage at any bus input (steady state), A and B	-10	15	V
Voltage at any bus (transient pulse through 100 $\Omega$ , see Figure 10)	-30	30	V
Input voltage at 1,2EN and 3,4EN, VI	-0.5	V <sub>CC</sub> + 0.5	V
Receiver output current, I <sub>O</sub>	-10	10	mA
Storage temperature, T <sub>stg</sub>	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential I/O bus voltages, are with respect to GND and are steady-state (unless otherwise specified).

## 6.2 ESD Ratings

					UNIT
Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>		A and B to GND	±6000		
V <sub>(ESD)</sub> Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001	All pins	±5000	v	
V <sub>(ESD)</sub>		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	All pins	±2000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage		4.75	5	5.25	V
	Voltage at any bus terminal	А, В	-7		12	V
V <sub>IH</sub>	High-level input voltage		2		$V_{CC}$	V
V <sub>IL</sub>	Low-level input voltage	EN	0		0.8	V
	Output current	Y	-8		8	mA
TJ	Junction temperature		-55		125	°C

## 6.4 Thermal Information

		SN65LBC175A-EP	
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	UNITS
		16 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	78	°C/W
$\theta_{\text{JCtop}}$	Junction-to-case (top) thermal resistance	39.5	°C/W
$\theta_{JB}$	Junction-to-board thermal resistance	35.4	°C/W
ΨJT	Junction-to-top characterization parameter	8.5	°C/W
ΨJB	Junction-to-board characterization parameter	35.1	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

## 6.5 Electrical Characteristics

over recommended operating conditions

	PARAMETEI	3	TEST C	ONDITIONS	MIN	<b>TYP</b> <sup>(1)</sup>	MAX	UNIT
$V_{IT+}$	Positive-going differential inp	sitive-going differential input voltage threshold				-80	-10	mV
V <sub>IT-</sub>	Negative-going differential in	put voltage threshold	— –7 V ≤ V <sub>CM</sub> ≤ 12 V (	$\mathbf{v}_{\rm CM} = (\mathbf{v}_{\rm A} + \mathbf{v}_{\rm B}) / 2)$	-200	-120		mV
$V_{\text{HYS}}$	Hysteresis voltage (VIT+ - VIT	r_)				-40		mV
V <sub>IK</sub>	Input clamp voltage		I <sub>I</sub> = -18 mA		-1.5	-0.8		V
V <sub>OH</sub>	High-level output voltage		$V_{ID} = 200 \text{ mV},$ $I_{OH} = -8 \text{ mA}$		2.7	4.8		V
V <sub>OL</sub>	Low-level output voltage		$V_{ID} = -200 \text{ mV},$ $I_{OL} = 8 \text{ mA}$	- See Figure 6		0.2	0.4	V
I <sub>OZ</sub>	High-impedance-state output	current	$V_{O} = 0 V$ to $V_{CC}$		-1		1	μA
	I fare from the summary		Other input at 0 V,	V <sub>I</sub> = 12 V			0.9	
ų	Line input current		$V_{CC} = 0$ V or 5 V	$V_{1} = -7 V$	-0.7			mA
I <sub>IH</sub>	High-level input current	En alda lana da					110	μA
IIL	Low-level input current	<ul> <li>Enable inputs</li> </ul>			-100			μA
RI	Input resistance	A, B inputs			12			kΩ
	I <sub>CC</sub> Supply current		$V_{ID} = 5 V$	1,2EN, 3,4EN at 0 V			32	μA
ICC			No load	1,2EN, 3,4EN at V <sub>CC</sub>		11	16	mA

(1) All typical values are at  $V_{CC}$  = 5 V and 25°C.

## 6.6 Switching Characteristics

Over recommended operating conditions


	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
t <sub>r</sub>	Output rise time			2	7	ns
t <sub>f</sub>	Output fall time	$V_{ID} = -3 V$ to 3 V,		2	7	ns
t <sub>PLH</sub>	Propagation delay time, low-to-high level output	See Figure 7		12	18	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low level output			12	18	ns
t <sub>PZH</sub>	Propagation delay time, high-impedance to high-level output	Soo Eiguro 8		27	39	ns
t <sub>PHZ</sub>	Propagation delay time, high-level-output to high-impedance	See Figure 8		7	24	ns
t <sub>PZL</sub>	Propagation delay time, high-impedance to low-level output	See Figure 0		29	39	ns
t <sub>PLZ</sub>	Propagation delay time, low-level-output to high-impedance	- See Figure 9		12	18	ns
t <sub>sk(p)</sub>	Pulse skew ( t <sub>PLH</sub> – t <sub>PHL</sub>  )			0.2	2	ns
t <sub>sk(o)</sub>	Output skew <sup>(1)</sup>				3	ns
t <sub>sk(pp)</sub>	Part-to-part skew <sup>(2)</sup>				3	ns

(1) Output skew (t<sub>sk(o)</sub>) is the magnitude of the time delay difference between the outputs of a single device with all of the inputs connected together.

Part-to-part skew (t<sub>sk(pp)</sub>) is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same input signals, the same supply voltages, at the same temperature, and have identical packages and test circuits.

NSTRUMENTS

EXAS



(1) See data sheet for absolute maximum and minimum recommended operating conditions.


(2) Silicon operating life design goal is 10 years at 105°C junction temperature (does not include package interconnect life).

(3) Enhanced plastic product disclaimer applies.

## Figure 1. SN65LBC175A-EP Wirebond Life Derating Chart



## 6.7 Typical Characteristics





## 7 Parameter Measurement Information





Figure 6. Voltage and Current Definitions



Generators: PRR = 1 MHz, 50% Duty Cycle, tr <6 ns, Z\_0 = 50  $\Omega$ 







Figure 8. Test Circuit Waveforms – t<sub>PZH</sub> and t<sub>PHZ</sub>




t<sub>r</sub> <6 ns, Z<sub>0</sub> = 50 Ω

## Figure 9. Test Circuit Waveforms – t<sub>PZL</sub> and t<sub>PLZ</sub>

8












Figure 11. Equivalent Input and Output Schematic Diagrams

## 8 Detailed Description


### 8.1 Overview

The SN65LBC175A-EP is a quadruple differential line receiver with tri-state outputs, designed for TIA/EIA-485 (RS-485), TIA/EIA-422 (RS-422), and ISO 8482 (Euro RS-485) applications. This device is optimized for balanced multipoint bus communication at data rates up to and exceeding 50 million bits per second. The transmission media may be twisted-pair cables, printed-circuit board traces, or backplanes. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media and the noise coupling to the environment.

The receiver operates over a wide range of positive and negative common-mode input voltages, and features ESD protection to 6 kV, making it suitable for high-speed multipoint data transmission applications in harsh environments. These devices are designed using LinBiCMOS®, facilitating low-power consumption and robustness.

Two EN inputs provide pair-wise enable control, or these can be tied together externally to enable all four drivers with the same signal.

### 8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

## 8.3 Feature Description

The device can be configured using the enable inputs to select receiver output. The high voltage or logic 1 on the EN pin allows the device to operate on an active-high, and having a low voltage or logic 0 on the EN enables active-low operation. These are simple ways to configure the logic to match the receiving or transmitting controller or microprocessor.

## 8.4 Device Functional Modes

The receivers implemented in the RS-485 device can be configured using the EN logic pins set to enabled or disabled. This allows users to ignore or filter out transmissions as desired.



DIFFERENTIAL INPUTS	ENABLE	OUTPUT
A - B (V <sub>ID</sub> )	EN	Y
V <sub>ID</sub> ≤ −0.2 V	Н	L
$-0.2 \text{ V} < \text{V}_{\text{ID}} < -0.01 \text{ V}$	Н	?
–0.01 V ≤ V <sub>ID</sub>	Н	Н
Х	L	Z
Х	OPEN	Z
Short circuit	Н	Н
Open circuit	Н	Н

## Table 1. Function Table<sup>(1)</sup>

(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off), ? = indeterminate



## 9 Application and Implementation

#### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

Extending SPI operation over RS-485 link.

## 9.2 Typical Application

The following block diagram shows an MCU host connected via RS-485 to a SPI slave device. This device can be an ADC, DAC, MCU, or other SPI slave peripheral.



Copyright © 2016, Texas Instruments Incorporated

Figure 12. DSP-to-DSP Link via Serial Peripheral Interface

#### 9.2.1 Design Requirements

This application can be implemented using standard SPI protocol on DSP or MCU devices. The interface is independent of the specific frame or data requirements of the host or slave device. An additional but not required handshake bit is provided that can be used for customer purposes.

## 9.2.2 Detailed Design Procedure

The interface design requirements are fairly straight forward in this single source/destination scenario. Trace lengths and cable lengths need to be matched to maximize SPI timing. If there is a benefit to put the interface to sleep, GPIOs can be used to control the enable signals of the transmitter and receiver. If GPIOs are not available, or constant uptime needed, both the enables on transmit and receive can be hard tied enabled.



## **Typical Application (continued)**

The link shown can operate at up to 50 Mbps, well within the capability of most SPI links.

### 9.2.3 Application Curve




Figure 13. Receiver Inputs and Outputs, 50-Mbps Signaling Rate

## **10 Power Supply Recommendations**

Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies.

## 11 Layout

## 11.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole, as well as the
  operational amplifier. Bypass capacitors are used to reduce the coupled noise by providing low-impedance
  power sources local to the analog circuitry.
- Connect low-ESR, 0.1-μF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible.
- Place termination resistor as close as possible to the input pins (if end point node).
- Keep trace lengths from input pins to bus as short as possible to reduce stub lengths and reflections on any nodes that are not end points of bus.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If it is not possible to keep them separate, it is much better to cross the sensitive trace perpendicular as opposed to in parallel with the noisy trace.

## 11.2 Layout Example




Figure 14. Layout with PCB Recommendations



## 12 Device and Documentation Support

### 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.3 Trademarks

E2E is a trademark of Texas Instruments. LinBiCMOS is a registered trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.5 Glossary

#### SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN65LBC175AMDREP	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LBC175AEP	Samples
V62/17603-01XE	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LBC175AEP	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# PACKAGE OPTION ADDENDUM

10-Dec-2020

#### OTHER QUALIFIED VERSIONS OF SN65LBC175A-EP :

• Catalog: SN65LBC175A

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

# D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated