

Nuvoton
ExpressCard™
Power Interface Switch
W83L351 YG/YCG

W83L351 YG/YCG
Data Sheet Revision History

NO	PAGES	DATES	VERSION	VERSION ON WEB	MAIN CONTENTS
1.	All	Apr. /07	1.0	N.A	All versions before 1.0 are preliminary versions.
2.	28	July 5, 2007	1.1	YES	Update the ordering information and add the taping spec.
3.	All	May 22, 2008	1.2	YES	Remove the EOL part number W83L351G


Table of Contents-

1.	FEATURES	1
2.	PIN CONFIGURATION AND DESCRIPTION	2
3.	APPLICATION CIRCUIT.....	5
4.	INTERNAL BLOCK DIAGRAM	6
5.	ABSOLUTE MAXIMUM RATINGS	7
6.	RECOMMENDED OPERATING CONDITIONS	8
7.	ELECTRICAL CHARACTERISTICS.....	9
8.	SWITCHING CHARACTERISTICS	12
9.	FUNCTIONAL TRUTH TABLES	12
10.	TYPICAL OPERATING WAVEFORMS	15
11.	EXPRESSCARD TIMING DIAGRAMS	20
12.	PACKAGE DIMENSION	24
13.	ORDERING INFORMATION	27
14.	TOP MARKING SPECIFICATION	28
1.	FEATURES	1
2.	PIN CONFIGURATION AND DESCRIPTION	2
3.	APPLICATION CIRCUIT.....	5
4.	INTERNAL BLOCK DIAGRAM	6
5.	ABSOLUTE MAXIMUM RATINGS	7
6.	RECOMMENDED OPERATING CONDITIONS	8
7.	ELECTRICAL CHARACTERISTICS.....	9
8.	SWITCHING CHARACTERISTICS	12
9.	FUNCTIONAL TRUTH TABLES	12
10.	TYPICAL OPERATING WAVEFORMS	15
11.	EXPRESSCARD TIMING DIAGRAMS	20
12.	PACKAGE DIMENSION	24
13.	ORDERING INFORMATION	27
14.	TOP MARKING SPECIFICATION	28

1. FEATURES

- Meets the ExpressCard™ Standard (ExpressCard|34 or ExpressCard|54)
- Compliant with the ExpressCard™ Compliance Checklists
- ExpressCard Compliance ID: EC100115 (W83L351YG/YCG)
- Fully Satisfies the ExpressCard™ Implementation Guidelines
- Supports System with WAKE Function
- TTL-Logic Compatible Inputs
- Short Circuit and Thermal Protection
- 0°C to 70°C Ambient Operating Temperature Range
- Available in a 20-pin QFN

2. PIN CONFIGURATION AND DESCRIPTION




SYMBOL	PIN	I/O	FUNCTION
	YG/YCG		
SYSRST#	6	I ^(*)	System Reset input – active low, logic level signal. Internally pulled up to AUXIN. This input is driven by the host system and directly affects PERST#. Asserting SYSRST# (logic low) forces PERST# to assert. RCLKEN is not affected by the assertion of SYSRST#.
SHDN#	20	I ^(*)	Shutdown input – active low, logic level signal. Internally pulled up to AUXIN. When asserted (logic low), this input instructs the power switch to turn off all voltage outputs and the discharge FETs are activated.
STBY#	1	I ^(*)	Standby input – active low, logic level signal. Internally pulled up to AUXIN. When asserted (logic low) after the card is inserted, this input places the power switch in standby mode by turning off the 3.3V and 1.5V power switches and keeping the AUX switch on. If the signal is asserted prior to the card being present, STBY# places the power switch in OFF Mode by turning off the AUX, 3.3V, and 1.5V power switches.
PERST#	8	O	<p>A logic level power good (with delay). When powered up, this output remains asserted (logic level low) until all power rails are within the tolerance. Once all power rails are within the tolerance and RCLKEN has been released (logic high), PERST# is de-asserted (logic high) after a time delay, as shown in the parametric table. When powered down, this output is asserted whenever any of the power rails drops below their voltage tolerance.</p> <p>The PERST# signal is an output from the host system and an input to the ExpressCard module. This signal is only used by PCI Express-based modules and its function is to place the ExpressCard module in a reset state.</p> <p>During power up, power down, or whenever power to the ExpressCard module is not stable or not within voltage tolerance limits, the ExpressCard standard requires that PERST# be asserted. As a result, this signal also serves as a power-good indicator to the ExpressCard module, and the relationship between the power rails and PERST# are explicitly defined in the ExpressCard standard.</p> <p>The host can also place the ExpressCard module in a reset state by asserting a system reset SYSRST#. This system reset generates a PERST# signal to the ExpressCard module without disrupting the voltage rails. This is normally called a warm reset. However, in a cold start situation, the system reset can also be used to prolong the assertion time of PERST#.</p>
CPUSB#	9	I ^(*)	Card Present input for USB cards. Internally pulled up to AUXIN. A logic low level on this input indicates that the card present supports the USB functions. When a card is inserted, CPUSB# is physically connected to ground if the card supports USB functions.

Continued


SYMBOL	PIN	I/O	FUNCTION
	YG/YCG		
CPPE#	10	I ^(*)	Card Present input for PCI Express cards. Internally pulled up to AUXIN. A logic low level on this input indicates that the card present supports the PCI Express functions. When a card is inserted, CPPE# is physically connected to ground if the card supports PCI Express functions.
RCLKEN	18	I ^(*) /O	Reference Clock Enable signal. As an output, it is a logic level power good to the host (no delay – open drain). As an input, if the signal is kept inactive (low) by the host, PERST# will be prevented from being de-asserted. Internally pulled up to AUXIN. This pin serves both as an input and an output. When powered up, a discharge FET keeps this signal at a low state as long as any of the output power rails is out of their tolerance range. Once all output power rails are within the tolerance, the switch releases RCLKEN, allowing it to transit to a high state (internally pulled up to AUXIN). The transition of RCLKEN from a low to a high state starts an internal timer for the purpose of de-asserting PERST#. As an input, RCLKEN can be kept low to delay the start of the PERST# internal timer. Because RCLKEN is internally connected to a discharge FET, this pin can only be driven low and should never be driven high as a logic input. When an external circuit drives this pin low, RCLKEN becomes an input; otherwise, this pin is an output.
OC#	19	OD	Over current status output (open drain). This pin is an open-drain output. When any of the three power switches (AUX, 3.3V, and 1.5V) is in an over current condition, OC# is asserted (logic low) by an internal discharge FET with a deglitch delay. Otherwise, the discharge FET is open, and the pin can be pulled up to a power supply through an external resistor.
3.3VIN	2	I	Primary voltage source, 3.3V input for 3.3VOUT
1.5VIN	12	I	Secondary voltage source, 1.5V input for 1.5VOUT
AUXIN	17	I	Auxiliary voltage source, AUX input for AUXOUT and chip power.
3.3VOUT	3	O	Switched output that delivers 0V, 3.3V or high impedance to the card.
1.5VOUT	11	O	Switched output that delivers 0V, 1.5V or high impedance to the card.
AUXOUT	15	O	Switched output that delivers 0V, AUX or high impedance to the card.
GND	7		Ground
NC	4, 5, 13, 14, 16		No connection

Notice: ^(*) Be aware that no input pins can be driven HIGH before the Auxiliary voltage is VALID.

3. APPLICATION CIRCUIT



4. INTERNAL BLOCK DIAGRAM



5. ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNIT
Input Voltage	$V_{I(3.3VIN)}$	-0.3 to 6	V
	$V_{I(1.5VIN)}$	-0.3 to 6	V
	$V_{I(AUXIN)}$	-0.3 to 6	V
Logic Input/Output Voltage		-0.3 to 6	V
Output Voltage	$V_{O(3.3VOUT)}$	-0.3 to 6	V
	$V_{O(1.5VOUT)}$	-0.3 to 6	V
	$V_{O(AUXOUT)}$	-0.3 to 6	V
Output Current	$I_{O(3.3OUT)}$	Internally limited	
	$I_{O(1.5OUT)}$	Internally limited	
	$I_{O(AUXOUT)}$	Internally limited	
Operating Temperature Range	T_{opt}	0 to 70	°C
Electrostatic discharge protection	Human Body Mode	±2	kV
	Machine Mode	±200	V
	Latch-Up	±100	mA

6. RECOMMENDED OPERATING CONDITIONS

ITEM		MIN	MAX	UNIT
Input Voltage	$V_{I(3.3VIN)}$	3	3.6	V
	$V_{I(1.5VIN)}$	1.35	1.65	
	$V_{I(AUXIN)}$	3	3.6	
Continuous output current	$I_{O(3.3VOUT)}$	0	1.3	A
	$I_{O(1.5VOUT)}$	0	650	mA
	$I_{O(AUXOUT)}$	0	275	mA

7. ELECTRICAL CHARACTERISTICS

$T_A = 25^\circ\text{C}$, $V_{I(3.3\text{VIN})} = V_{I(\text{AUXIN})} = 3.3\text{ V}$, $V_{I(1.5\text{VIN})} = 1.5\text{ V}$, $V_{I(\text{SHDN}\#)}$, $V_{I(\text{STBY}\#)} = 3.3\text{ V}$, $V_{I(\text{CPPE}\#)} = V_{I(\text{CPUSB}\#)} = 0\text{ V}$, $V_{I(\text{SYSRST})} = 3.3\text{ V}$, $\text{OC}\#$ and RCLKEN and $\text{PERST}\#$ are open, all voltage outputs unloaded (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Power switch resistance	3.3VIN to 3.3VOUT with two switches on for dual	$T_A = 25^\circ\text{C}$, $I = 1305\text{ mA}$ each		90		m Ω	
		$T_A = 70^\circ\text{C}$, $I = 1305\text{ mA}$ each			105		
	1.5VIN to 1.5VOUT with two switches on for dual	$T_A = 25^\circ\text{C}$, $I = 660\text{ mA}$ each		90			
		$T_A = 70^\circ\text{C}$, $I = 660\text{ mA}$ each			110		
	AUXIN to AUXOUT with two switches on for dual	$T_A = 25^\circ\text{C}$, $I = 285\text{ mA}$ each		110			
		$T_A = 70^\circ\text{C}$, $I = 285\text{ mA}$ each			126		
I_{OS} Short – circuit output current	$I_{\text{OS}(3.3\text{VOUT})}$ (steady-state value)	Output powered into a short	1.3 5	1.7	2.5	A	
	$I_{\text{OS}(1.5\text{VOUT})}$ (steady-state value)		0.6 7	1.1	1.3	A	
	$I_{\text{OS}(AUXOUT)}$ (steady-state value)		275	400	600	mA	
Thermal Shutdown	Trip point, T_J	Rising temperature, not in over current condition		155		$^\circ\text{C}$	
		Over current condition		130			
	Hysteresis			10			
I_I Total input quiescent current (Note: 1)	Normal operation	$I_{I(\text{AUXIN})}$	Outputs are unloaded (include CPPE# and CPUSB# logic pull-up currents)		140	210	μA
		$I_{I(3.3\text{VIN})}$			10.5	15	
		$I_{I(1.5\text{VIN})}$			2.2	10	
	Shutdown mode	$I_{I(\text{AUXIN})}$	CPUSB# = CPPE# = 0 V SHDN# = 0 V (discharge FETs are on) (include CPPE# and CPUSB# logic pull-up currents and SHDN# pull-up current)		170	270	μA
		$I_{I(3.3\text{VIN})}$			6	10	
		$I_{I(1.5\text{VIN})}$			2.2	10	
	Standby mode (1)	$I_{I(\text{AUXIN})}$	CPUSB# = CPPE# = 0 V STBY# = 0 V (include CPPE# and CPUSB# logic pull-up currents and STBY# pull-up current)		170	270	μA
		$I_{I(3.3\text{VIN})}$			6	10	
		$I_{I(1.5\text{VIN})}$			2.2	10	
	Standby mode (2)	$I_{I(\text{AUXIN})}$	CPUSB# = CPPE# = 0 V 3.3VIN = 0 V (include CPPE# and CPUSB# logic pull-up currents)		160	210	μA
		$I_{I(3.3\text{VIN})}$			0	0.1	
		$I_{I(1.5\text{VIN})}$			2.2	10	

Continued

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Standby mode (3)	$I_{I(AUXIN)}$	CPUSB# = CPPE# = 0 V 1.5VIN = 0 V (include CPPE# and CPUSB# logic pull-up currents)		160	210	uA	
	$I_{I(3.3VIN)}$			6	10		
	$I_{I(1.5VIN)}$			0	0.1		
$I_{Ikg(FWD)}$ Forward leakage current	$I_{I(AUXIN)}$	SHDN# = 3.3 V, CPUSB# = CPPE# = 3.3 V (no card present, discharge FETs are on); current measured at input pins, includes RCLKEN pull-up current		22	50	uA	
	$I_{I(3.3VIN)}$			0	50		
	$I_{I(1.5VIN)}$			0	50		
LOGIC SECTION (SYSRST, SHDN#, STBY#, PERST#, RCLKEN, OC#, CPUSB#, CPPE#)							
Logic input supply current	$I_{I(SYSRST\#)}$	Input	SYSRST# = 3.6 V, sinking		0		uA
			SYSRST# = 0 V, sourcing	10	17.5	30	
	$I_{I(SHDN\#)}$	Input	SHDN# = 3.6 V, sinking		0		uA
			SHDN# = 0 V, sourcing	10	17.5	30	
	$I_{I(STBY\#)}$	Input	STBY# = 3.6 V, sinking		0		uA
			STBY# = 0 V, sourcing	10	17.5	30	
	$I_{I(RCLKEN)}$	Input	RCLKEN = 0 V, sourcing	10	18	30	uA
	$I_{I(CPUSB\#)}$ or $I_{I(CPPE\#)}$	inputs	CPUSB# or CPPE# = 0 V, sinking		0		uA
			CPUSB# or CPPE# = 3.6 V, sourcing	10	17.5	30	
	Logic input voltage	High level			2		V
		Low level				0.8	
	RCLKEN output low voltage	Output	$IO(RCLKEN) = 60 \mu A$			0.4	V
PERST# assertion threshold of output voltage (PERST# asserted when any output voltage falls below the threshold)	3.3VOUT falling		2.7		3	V	
	AUXOUT falling		2.7		3		
	1.5VOUT falling		1.2		1.5		
PERST# assertion delay from output voltage	3.3VOUT, AUXOUT, 1.5VOUT falling				500	ns	
PERST# de-assertion delay from output voltage	3.3VOUT, AUXOUT, or 1.5VOUT rising within tolerance		1	20		ms	

Continued

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PERST# assertion delay from SYSRST#	Max time from SYSRST asserted		25	500	ns
$t_{W(PERST\#)}$ PERST# minimum pulse width	3.3VOUT, AUXOUT, or 1.5VOUT falling out of tolerance or triggered by SYSRST#	100	340		us
PERST# output low voltage	$I_{O(PERST\#)} = 500 \mu A$			0.4	V
PERST# output high voltage		2.4			V
OC# output low voltage	$I_{O(OC\#)} = 2 \text{ mA}$			0.4	V
OC# deglitch	Falling into or out of an over current condition		20		ms
UNDERVOLTAGE LOCKOUT (UVLO)					
3.3VIN UVLO	3.3VIN level, below which 3.3VIN and 1.5VIN switches are off	2.6		2.9	V
1.5VIN UVLO	1.5VIN level, below which 3.3VIN and 1.5VIN switches are off	1.0		1.25	
AUXIN UVLO	AUXIN level, below which all switches are off	2.6		2.9	
UVLO hysteresis			100		mV

Note 1: In the Shutdown mode or the Standby mode (1), the AUXIN quiescent current includes a normal operation current, SHDN# or STBY# internal pull-up current and RCLKEN internal pull-up current. In the Standby modes (2) & (3), the AUXIN quiescent current includes a normal operation current and a RCLKEN internal-up current.



8. SWITCHING CHARACTERISTICS

T_A = 25°C, V_{I(3.3VIN)} = V_{I(AUXIN)} = 3.3 V, V_{I(1.5VIN)} = 1.5 V, V_{I(SHDN#)}, V_{I(STBY#)} = 3.3 V, V_{I(CPPE#)} = V_{I(CPUSB#)} = 0 V, V_{I(SYSRST)} = 3.3 V, OC# and RCLKEN and PERST# are open, all voltage outputs unloaded (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _r Output rise times	3.3VIN to 3.3VOUT	C _{L(3.3VOUT)} =0.1uF, I _{O(3.3VOUT)} =0A	0.1		6	ms
	AUXIN to AUXOUT	C _{L(AUXVOUT)} =0.1uF, I _{O(AUXOUT)} =0A	0.1		6	
	1.5VIN to 1.5VOUT	C _{L(1.5VOUT)} =0.1uF, I _{O(1.5VOUT)} =0A	0.1		6	
	3.3VIN to 3.3VOUT	C _{L(3.3VOUT)} =100uF, R _L =V _{I(3.3VIN)} /1A	0.1		6	
	AUXIN to AUXOUT	C _{L(AUXVOUT)} =100uF, R _L =V _{I(AUXININ)} /0.250A	0.1		6	
	1.5VIN to 1.5VOUT	C _{L(1.5VOUT)} =100uF, R _L =V _{I(1.5VIN)} /0.500A	0.1		6	
t _f Output fall times when card removed (both CPUSB# and CPPE# de- asserted)	3.3VIN to 3.3VOUT	C _{L(3.3VOUT)} =0.1uF, I _{O(3.3VOUT)} =0A	10		150	us
	AUXIN to AUXOUT	C _{L(AUXVOUT)} =0.1uF, I _{O(AUXOUT)} =0A	10		150	
	1.5VIN to 1.5VOUT	C _{L(1.5VOUT)} =0.1uF, I _{O(1.5VOUT)} =0A	10		150	
	3.3VIN to 3.3VOUT	C _{L(3.3VOUT)} =20uF, I _{O(3.3VOUT)} =0A	5		30	ms
	AUXIN to AUXOUT	C _{L(AUXVOUT)} =20uF, I _{O(AUXOUT)} =0A	5		30	
	1.5VIN to 1.5VOUT	C _{L(1.5VOUT)} =20uF, I _{O(1.5VOUT)} =0A	5		30	
t _f Output fall times when SHDN# asserted (card is present)	3.3VIN to 3.3VOUT	C _{L(3.3VOUT)} =0.1uF, I _{O(3.3VOUT)} =0A	10		150	us
	AUXIN to AUXOUT	C _{L(AUXVOUT)} =0.1uF, I _{O(AUXOUT)} =0A	10		150	
	1.5VIN to 1.5VOUT	C _{L(1.5VOUT)} =0.1uF, I _{O(1.5VOUT)} =0A	10		150	
	3.3VIN to 3.3VOUT	C _{L(3.3VOUT)} =100uF, R _L =V _{I(3.3VIN)} /1A	0.1		3	ms
	AUXIN to AUXOUT	C _{L(AUXVOUT)} =100uF, R _L =V _{I(AUXININ)} /0.250A	0.1		3	
	1.5VIN to 1.5VOUT	C _{L(1.5VOUT)} =100uF, R _L =V _{I(1.5VIN)} /0.500A	0.1		3	
T _{pd(on)} Turn on propagation delay	3.3VIN to 3.3VOUT	C _{L(3.3VOUT)} =0.1uF, I _{O(3.3VOUT)} =0A	0.1		6	ms
	AUXIN to AUXOUT	C _{L(AUXVOUT)} =0.1uF, I _{O(AUXOUT)} =0A	0.1		6	
	1.5VIN to 1.5VOUT	C _{L(1.5VOUT)} =0.1uF, I _{O(1.5VOUT)} =0A	0.1		6	
	3.3VIN to 3.3VOUT	C _{L(3.3VOUT)} =100uF, R _L =V _{I(3.3VIN)} /1A	0.1		6	
	AUXIN to AUXOUT	C _{L(AUXVOUT)} =100uF, R _L =V _{I(AUXININ)} /0.250A	0.1		6	
	1.5VIN to 1.5VOUT	C _{L(1.5VOUT)} =100uF, R _L =V _{I(1.5VIN)} /0.500A	0.1		6	

9. FUNCTIONAL TRUTH TABLES

Truth Table for Voltage Outputs

VOLTAGES INPUTS ⁽¹⁾			LOGIC INPUTS			VOLTAGE OUTPUTS ⁽²⁾			MODE ⁽³⁾
AUXIN	3.3VIN	1.5VIN	SHDN#	STBY#	CP# ⁽⁴⁾	AUXOUT	3.3VOUT	1.5VOUT	

Off	X	X	X	X	X	Off	Off	Off	Off
On	Off	Off	1	1	X	Off	Off	Off	Off
On	On	On	1	0	0	Off	Off	Off	Off ⁽⁵⁾
On	On	On	1	0	X	Off	Off	Off	Off ⁽⁶⁾
On	X	X	0	X	X	GND	GND	GND	Shutdown
On	X	X	1	X	1	GND	GND	GND	No Card
On	On	On	1	0	0	On	Off	Off	Standby
On	On → Off	On → Off	1	1	0	On	Off	Off	Standby ⁽⁷⁾
On	On	On	1	1	0	On	On	On	Card Inserted

- (1) For input voltages, *On* means the respective input voltage is higher than its turn on threshold voltage; otherwise, the voltage is *Off* (for AUX input, *Off* means the voltage is close to zero volt).
- (2) For output voltages, *On* means the respective power switch is turned on so the input voltage is connected to the output; *Off* means the power switch and its output discharge FET are both off; *Gnd* means the power switch is off but the output discharge FET is on so the voltage on the output is pulled down to 0 V.
- (3) *Mode* assigns each set of input conditions and respective output voltage results to a different name. These modes are referred to as input conditions in the following *Truth Table for Logic Outputs*.
- (4) CP# = CPUSB# and CPPE# equal to 1 when both CPUSB# and CPPE# signals are logic high, or equal to 0 when either CPUSB# or CPPE# is low.
- (5) STBY# is asserted (logic low) prior to the card being present.
- (6) STBY# is asserted (logic low) prior to the voltage inputs being present.
- (7) The card is inserted prior to the removal of the Primary or Secondary power (either 3.3VIN or 1.5VIN or both) at the input of the ExpressCard power switch, then only the primary and secondary power (both 3.3VOUT and 1.5VOUT) are removed and the auxiliary power is sent to the ExpressCard slot.



Truth Table for Logic Outputs

INPUT CONDITIONS			LOGIC OUTPUTS	
MODE	SYSRST#	RCLKEN ⁽¹⁾	PERST#	RCLKEN ⁽²⁾
Off	X	X	0	0
Shutdown				
No Card				
Standby				
Card Inserted	0	Hi - Z	0	1
	0	0	0	0
	1	Hi - Z	1	1
	1	0	0	0

(1) RCLKEN as a logic input in this column. RCLKEN is an I/O pin and it can be driven low externally, left open, or connected to high-impedance terminals, such as the gate of a MOSFET. It must not be driven high externally.

(2) RCLKEN as a logic output in this column.

10. TYPICAL OPERATING WAVEFORMS






Fig.3 RCLKEN and PERST# Voltage During Power Down




Fig.4 PERST# Asserted by SYSRST# When Power Is On




Fig.5 PERST# De-Asserted by SYSRST# When Power Is On




Fig.6 Output Voltage When 3.3VIN Is Removed




Fig.7 Output Voltage When 1.5VIN Is Removed




Fig.8 OC# Response When AUXOUT Power Into A Short




Fig.9 OC# Response When 3.3VOUT Power Into A Short




Fig.10 OC# Response When 1.5VOUT Power Into A Short

11. EXPRESSCARD TIMING DIAGRAMS




Fig.11 Card Present Before Host Power (Note.1)




Fig.12 Host Power Is On Prior To Card Insertion (Note.2)




Fig.13 Host System In Standby Prior to Card Insertion




Fig.14 Host Controlled Power Down (Note.3)




Fig.15 Controlled Power Down When SHDN# Asserted (Note.4)




Fig.16 Surprise Card Removal

Note.1: According to the electrical specifications of ExpressCard Standard, the minimum propagation delay time of e (Power stable to PERST# inactive) is 1ms.


Note.2: RCLKEN could be treated as a power good signal when card power is over 86% of nominal voltage.

Note.3: The propagation delay time of c is SYSRST# assertion to PERST# assertion. The propagation delay time of d is card power is under 86% of nominal voltage to RCLKEN de-assertion.


Note 4: RCLKEN de-assertion is prior to PERST# assertion when card power lost in any situation.

12. PACKAGE DIMENSION


W83L351YG - QFN20, Thermal Pad Dimension: 2.0mm X 2.0mm



W83L351YCG - QFN20, Thermal Pad Dimension: 2.7mm X 2.7mm



➤ Taping Specification



20 Pin QFN Package

13. ORDERING INFORMATION

PART NUMBER	PACKAGE TYPE	SUPPLIED AS	PRODUCTION FLOW
W83L351YG	20PIN QFN (Pb-free package) Thermal Pad Size: 2.0X2.0 mm ²	E Shape: 490 units/Tray T Shape: 4,000 units/T&R	Commercial, 0°C to +70°C
W83L351YCG	20PIN QFN (Pb-free package) Thermal Pad Size: 2.7X2.7 mm ²	E Shape: 490 units/Tray T Shape: 4,000 units/T&R	Commercial, 0°C to +70°C

14. TOP MARKING SPECIFICATION

Winbond 351YG 636XARB
--

Winbond 351YCG 636XARB

<p>1st line: Winbond – company name 2nd line: 351YG/351YCG – the part number 3rd line: Tracking code <u>636</u> <u>X</u> <u>ARB</u> 636: Packages assembled in Year 06', week 36 X: Assembly house ID ARB: The IC version</p>

Important Notice

Nuvoton products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Further more, Nuvoton products are not intended for applications wherein failure of Nuvoton products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur.

Nuvoton customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Nuvoton for any damages resulting from such improper use or sales.

*Please note that all data and specifications are subject to change without notice.
All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.*