#### **MJE371G**

## Plastic Medium-Power PNP Silicon Transistor

This device is designed for use in general-purpose amplifier and switching circuits. Recommended for use in 5 to 20 Watt audio amplifiers utilizing complementary symmetry circuitry.

#### **Features**

- High DC Current Gain
- MJE371 is Complementary to NPN MJE521
- These Devices are Pb-Free and are RoHS Compliant\*

#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Collector–Emitter Voltage	V <sub>CEO</sub>	40	Vdc
Collector-Base Voltage	V <sub>CB</sub>	40	Vdc
Emitter-Base Voltage	V <sub>EB</sub>	4.0	Vdc
Collector Current – Continuous	Ic	4.0	Adc
Collector Current – Peak	I <sub>CM</sub>	8.0	Adc
Base Current – Continuous	Ι <sub>Β</sub>	2.0	Adc
Total Power Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C	P <sub>D</sub>	40 320	W mW/°C
Operating and Storage Junction Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-65 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL CHARACTERISTICS

Characteristic		Symbol	Max	Unit	
	Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	3.12	°C/W	

#### **ELECTRICAL CHARACTERISTICS** (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit		
OFF CHARACTERISTICS						
Collector–Emitter Sustaining Voltage (I <sub>C</sub> = 100 mAdc, I <sub>B</sub> = 0) (Note 1)	V <sub>CEO(sus)</sub>	40	_	Vdc		
Collector–Base Cutoff Current $(V_{CB} = 40 \text{ Vdc}, I_E = 0)$	I <sub>CBO</sub>	_	100	μAdc		
Emitter–Base Cutoff Current (V <sub>EB</sub> = 4.0 Vdc, I <sub>C</sub> = 0)	I <sub>EBO</sub>	_	100	μAdc		
ON CHARACTERISTICS						

#### ON CHARACTERISTICS

DC Current Gain (Note 1)	h <sub>FE</sub>			_
$(I_C = 1.0 \text{ Adc}, V_{CE} = 1.0 \text{ Vdc})$		40	_	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1. Pulse Test: Pulse Width  $\leq$  300  $\mu$ s, Duty Cycle  $\leq$  2.0%.


\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



#### ON Semiconductor®


http://onsemi.com

# 4 AMPERES POWER TRANSISTOR PNP SILICON 40 VOLTS, 40 WATTS





#### **MARKING DIAGRAM**



Y = Year

WW = Work Week

JE371 = Device Code

G = Pb-Free Package

#### **ORDERING INFORMATION**

Device	Package	Shipping
MJE371G	TO-225 (Pb-Free)	500 Units / Box

#### **MJE371G**




Figure 1. Active-Region Safe Operating Area

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on  $T_{J(pk)} = 150^{\circ}C$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} \le 150^{\circ}C$ . At high case temperatures, thermal limitations will reduce the power that can be handled to values less then the limitations imposed by second breakdown.




Figure 2. DC Current Gain




Figure 3. "On" Voltage





Figure 4. Thermal Response

### **MECHANICAL CASE OUTLINE**







TO-225 CASE 77-09 **ISSUE AD** 

**DATE 25 MAR 2015** 

#### SCALE 1:1






SIDE VIEW

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. NUMBER AND SHAPE OF LUGS OPTIONAL.

	MILLIMETERS				
DIM	MIN	MAX			
Α	2.40	3.00			
A1	1.00	1.50			
b	0.60	0.90			
b2	0.51	0.88			
C	0.39	0.63			
D	10.60	11.10			
E	7.40	7.80			
е	2.04	2.54			
L	14.50	16.63			
L1	1.27	2.54			
P	2.90	3.30			
Q	3.80	4.20			

#### **GENERIC MARKING DIAGRAM\***



= Year WW = Work Week

XXXXX = Device Code = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

STYLE 1: PIN 1.	EMITTER	STYLE 2: PIN 1.		STYLE 3: PIN 1.			ANODE 1	STYLE 5: PIN 1.	
,	COLLECTOR BASE	,	ANODE GATE	,	COLLECTOR EMITTER	,	ANODE 2 GATE	2., 4. 3.	MT 2 GATE
STYLE 6:		STYLE 7:		STYLE 8:		STYLE 9:		STYLE 10:	
PIN 1.	CATHODE	PIN 1.	MT 1	PIN 1.	SOURCE	PIN 1.	GATE	PIN 1.	SOURCE
2., 4.	GATE	2., 4.	GATE	2., 4.	GATE	2., 4.	DRAIN	2., 4.	DRAIN
3.	ANODE	3.	MT 2	3.	DRAIN	3.	SOURCE	3.	GATE

DOCUMENT NUMBER: 98ASB42049B Electronic versions are uncontrolled except when accessed directly from the Deprinted versions are uncontrolled except when stamped "CONTROLLED COPY"			
DESCRIPTION:	TO-225		PAGE 1 OF 1

ON Semiconductor and at a trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales